{"id":"https://openalex.org/W3201634892","doi":"https://doi.org/10.37314/jjem.2020.040202","title":"Development of Flexible Verification Environment for AMBA APB","display_name":"Development of Flexible Verification Environment for AMBA APB","publication_year":2021,"publication_date":"2021-03-30","ids":{"openalex":"https://openalex.org/W3201634892","doi":"https://doi.org/10.37314/jjem.2020.040202","mag":"3201634892"},"language":"en","primary_location":{"id":"doi:10.37314/jjem.2020.040202","doi":"https://doi.org/10.37314/jjem.2020.040202","is_oa":true,"landing_page_url":"https://doi.org/10.37314/jjem.2020.040202","pdf_url":"http://jjem.jnnce.ac.in/article/JJEM040202.pdf","source":{"id":"https://openalex.org/S4210194367","display_name":"JNNCE Journal of Engineering and Management","issn_l":"2582-0079","issn":["2582-0079"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JNNCE Journal of Engineering and Management","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"http://jjem.jnnce.ac.in/article/JJEM040202.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072653716","display_name":"H. V. Nithin","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nithin H. V.","raw_affiliation_strings":["Asst. Professor, Department of Electronics and Communication Engineering, PESITM, Shivamogga, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asst. Professor, Department of Electronics and Communication Engineering, PESITM, Shivamogga, Karnataka, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045634498","display_name":"Kunjan D. Shinde","orcid":"https://orcid.org/0000-0002-0064-2981","observed_orcids":["https://orcid.org/0000-0002-0064-2981"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kunjan D. Shinde","raw_affiliation_strings":["Asst. Professor, Department of Electronics and Communication Engineering, PESITM, Shivamogga, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Asst. Professor, Department of Electronics and Communication Engineering, PESITM, Shivamogga, Karnataka, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17155334,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":"2","first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8949999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8949999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.07609999924898148,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.021900000050663948,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.7620000243186951},{"id":"https://openalex.org/keywords/design-reuse","display_name":"design reuse","score":0.5299999713897705},{"id":"https://openalex.org/keywords/verification-environment","display_name":"verification environment","score":0.49799999594688416}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7369260191917419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6985176801681519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6946454048156738},{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.5822266340255737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3655778765678406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34465086460113525},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2268836498260498},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2028082013130188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.37314/jjem.2020.040202","doi":"https://doi.org/10.37314/jjem.2020.040202","is_oa":true,"landing_page_url":"https://doi.org/10.37314/jjem.2020.040202","pdf_url":"http://jjem.jnnce.ac.in/article/JJEM040202.pdf","source":{"id":"https://openalex.org/S4210194367","display_name":"JNNCE Journal of Engineering and Management","issn_l":"2582-0079","issn":["2582-0079"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JNNCE Journal of Engineering and Management","raw_type":"journal-article"},{"id":"doi:10.37314/jjem.2021.040202","doi":"https://doi.org/10.37314/jjem.2021.040202","is_oa":true,"landing_page_url":"https://doi.org/10.37314/jjem.2021.040202","pdf_url":null,"source":{"id":"https://openalex.org/S4210194367","display_name":"JNNCE Journal of Engineering and Management","issn_l":"2582-0079","issn":["2582-0079"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JNNCE Journal of Engineering and Management","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.37314/jjem.2020.040202","doi":"https://doi.org/10.37314/jjem.2020.040202","is_oa":true,"landing_page_url":"https://doi.org/10.37314/jjem.2020.040202","pdf_url":"http://jjem.jnnce.ac.in/article/JJEM040202.pdf","source":{"id":"https://openalex.org/S4210194367","display_name":"JNNCE Journal of Engineering and Management","issn_l":"2582-0079","issn":["2582-0079"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JNNCE Journal of Engineering and Management","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3201634892.pdf","grobid_xml":"https://content.openalex.org/works/W3201634892.grobid-xml"},"referenced_works_count":3,"referenced_works":["https://openalex.org/W2039617483","https://openalex.org/W2088993860","https://openalex.org/W2246523287"],"related_works":["https://openalex.org/W2039617483","https://openalex.org/W7168342907","https://openalex.org/W3153308115","https://openalex.org/W4411208131","https://openalex.org/W4399908568","https://openalex.org/W6968322946","https://openalex.org/W4403723719","https://openalex.org/W3135872713","https://openalex.org/W4312413324","https://openalex.org/W7097621898"],"abstract_inverted_index":{"The":[0,64,103,148,167],"SoC":[1,92],"(System":[2],"on":[3,13],"Chip)":[4],"uses":[5],"AMBA":[6,27,59],"(Advanced":[7,17],"Microcontroller":[8],"Bus":[9],"Architecture)":[10],"as":[11,188],"an":[12],"chip":[14],"bus.":[15],"APB":[16,30,60,113,120],"Peripheral":[18],"Bus)":[19],"is":[20,31,66,73,83,124,172],"one":[21],"of":[22,25,112,118,128,142,164],"the":[23,26,41,52,58,69,110,116,129,139,143,153,157,162,194,200],"components":[24,177],"bus":[28,37,53,61],"architecture.":[29,54],"low":[32,35],"bandwidth":[33],"and":[34,47,72,115,169,180,190],"performance":[36],"used":[38],"to":[39,51,99,136,160,198],"connect":[40],"peripherals":[42],"like":[43],"UART,":[44],"Keypad,":[45],"Timer":[46],"other":[48],"peripheral":[49],"devices":[50],"This":[55,81],"paper":[56,108],"introduces":[57],"architecture":[62],"design.":[63],"design":[65,82,93,111,168,199],"created":[67],"using":[68,85,178],"verilog":[70,78],"HDL":[71],"tested":[74],"by":[75,174],"a":[76,125],"System":[77,181],"test-":[79],"bench.":[80],"verified":[84],"SV.":[86],"A":[87],"reuse":[88],"based":[89],"methodology":[90],"for":[91],"has":[94,145],"become":[95],"essential":[96],"in":[97,106],"order":[98],"meet":[100],"these":[101],"challenges.":[102],"work":[104],"embodied":[105],"this":[107],"presents":[109],"Protocol":[114],"Verification":[117],"slave":[119],"Protocol.":[121],"Coverage":[122],"analysis":[123,151],"vital":[126],"part":[127],"verification":[130,154,158,170,176],"process;":[131],"it":[132],"gives":[133],"idea":[134],"that":[135],"what":[137],"degree":[138],"source":[140],"code":[141],"DUT":[144],"been":[146],"tested.":[147],"functional":[149],"coverage":[150],"increases":[152],"efficiency":[155],"enabling":[156],"engineer":[159],"isolate":[161],"areas":[163],"untested":[165],"function.":[166],"IP":[171],"built":[173],"developing":[175],"Verilog":[179,182],"respectfully":[183],"with":[184],"relevant":[185],"tools":[186],"such":[187],"Questasim":[189],"Cadence,":[191],"which":[192],"provides":[193],"suitable":[195],"building":[196],"blocks":[197],"test":[201],"environment.":[202]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2021-09-27T00:00:00"}