{"id":"https://openalex.org/W3200535481","doi":"https://doi.org/10.15866/ireit.v5i4.14605","title":"Optimized FPGA Mapping of a Bit-serial Square Root Operator with Minimum Output Delay","display_name":"Optimized FPGA Mapping of a Bit-serial Square Root Operator with Minimum Output Delay","publication_year":2017,"publication_date":"2017-07-31","ids":{"openalex":"https://openalex.org/W3200535481","doi":"https://doi.org/10.15866/ireit.v5i4.14605","mag":"3200535481"},"language":"en","primary_location":{"id":"mag:3200535481","doi":"https://doi.org/10.15866/ireit.v5i4.14605","is_oa":false,"landing_page_url":"https://www.praiseworthyprize.org/jsm/index.php?journal=ireit&page=article&op=view&path[]=227r","pdf_url":null,"source":{"id":"https://openalex.org/S4210176284","display_name":"International Journal on Information Technology (IREIT)","issn_l":"2281-2911","issn":["2281-2911","2281-2954","2533-171X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Journal on Information Technology (IREIT)","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046379020","display_name":"St\u00e9phane Simard","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I104914703","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Chicoutimi","ror":"https://ror.org/00y3hzd62","country_code":"CA","type":"education","lineage":["https://openalex.org/I104914703","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"St\u00e9phane Simard","raw_affiliation_strings":["University of Quebec at Chicoutimi (UQAC)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Quebec at Chicoutimi (UQAC)","institution_ids":["https://openalex.org/I104914703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007673992","display_name":"Jean-Gabriel Mailloux","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I104914703","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Chicoutimi","ror":"https://ror.org/00y3hzd62","country_code":"CA","type":"education","lineage":["https://openalex.org/I104914703","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean-Gabriel Mailloux","raw_affiliation_strings":["University of Quebec at Chicoutimi (UQAC)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Quebec at Chicoutimi (UQAC)","institution_ids":["https://openalex.org/I104914703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085487213","display_name":"Rachid Beguenane","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I104914703","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Chicoutimi","ror":"https://ror.org/00y3hzd62","country_code":"CA","type":"education","lineage":["https://openalex.org/I104914703","https://openalex.org/I49663120"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rachid Beguenane","raw_affiliation_strings":["University of Quebec at Chicoutimi (UQAC)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Quebec at Chicoutimi (UQAC)","institution_ids":["https://openalex.org/I104914703"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I104914703"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":"5","issue":"4","first_page":"97","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9589999914169312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9589999914169312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.014000000432133675,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.011900000274181366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.593999981880188},{"id":"https://openalex.org/keywords/hardware-mapping","display_name":"hardware mapping","score":0.6769999861717224},{"id":"https://openalex.org/keywords/digital-control-loop","display_name":"digital control loop","score":0.4390000104904175},{"id":"https://openalex.org/keywords/xilinx-fpga","display_name":"Xilinx FPGA","score":0.6610000133514404}],"concepts":[{"id":"https://openalex.org/C11577676","wikidata":"https://www.wikidata.org/wiki/Q134237","display_name":"Square root","level":2,"score":0.8192766904830933},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6933494806289673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5766888856887817},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.510585606098175},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4970262348651886},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.48127931356430054},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.46226775646209717},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44795385003089905},{"id":"https://openalex.org/C135692309","wikidata":"https://www.wikidata.org/wiki/Q111124","display_name":"Square (algebra)","level":2,"score":0.4116674065589905},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4080136716365814},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39525774121284485},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:3200535481","doi":"https://doi.org/10.15866/ireit.v5i4.14605","is_oa":false,"landing_page_url":"https://www.praiseworthyprize.org/jsm/index.php?journal=ireit&page=article&op=view&path[]=227r","pdf_url":null,"source":{"id":"https://openalex.org/S4210176284","display_name":"International Journal on Information Technology (IREIT)","issn_l":"2281-2911","issn":["2281-2911","2281-2954","2533-171X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Journal on Information Technology (IREIT)","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.428600013256073,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2977380101","https://openalex.org/W7097281355","https://openalex.org/W3020811462","https://openalex.org/W206930704","https://openalex.org/W1973383692","https://openalex.org/W2160001263","https://openalex.org/W4415224038","https://openalex.org/W4237330448","https://openalex.org/W121044484","https://openalex.org/W2013238287"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2,13],"FPGA":[3],"implementation":[4],"of":[5,33,47,51,63,73,83,98],"a":[6,81],"bit-serial":[7],"square":[8,35],"root":[9,36],"operator":[10,108],"based":[11],"on":[12],"nonrestoring":[14],"algorithm":[15],"which":[16],"optimally":[17],"maps":[18],"to":[19,65,79],"the":[20,34,41,48,52,61,89,124],"underlying":[21],"hardware,":[22],"and":[23,92,118],"has":[24,109,119],"minimal":[25],"output":[26],"delay.":[27],"The":[28,106],"most":[29,87],"significant":[30],"bit":[31,50],"(MSB)":[32],"is":[37],"obtained":[38],"right":[39],"with":[40],"next":[42],"clock":[43],"cycle":[44],"after":[45],"input":[46],"first":[49],"radicand.":[53],"Synthesis":[54],"results":[55],"for":[56,112,123],"different":[57,70],"radicand":[58],"widths":[59],"in":[60,96,103,114],"range":[62],"8":[64],"64":[66],"bits":[67],"targeting":[68],"two":[69],"Xilinx":[71],"families":[72],"FPGAs":[74],"have":[75],"shown":[76],"this":[77],"design":[78],"consume":[80],"number":[82],"4-input":[84],"LUTs":[85],"at":[86],"twice":[88],"given":[90],"width,":[91],"maximum":[93],"clocking":[94],"frequencies":[95],"excess":[97],"100":[99],"MHz":[100],"are":[101],"possible":[102],"all":[104],"cases.":[105],"proposed":[107],"been":[110,120],"designed":[111],"use":[113],"advanced":[115],"\u00a0control":[116],"loops,":[117],"found":[121],"suitable":[122],"intended":[125],"purpose.":[126]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-10-12T09:40:04.860316","created_date":"2021-09-27T00:00:00"}