{"id":"https://openalex.org/W3187708705","doi":null,"title":"Simulating and deploying analog arithmetic circuits on fpaas","display_name":"Simulating and deploying analog arithmetic circuits on fpaas","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3187708705","mag":"3187708705"},"language":"en","primary_location":{"id":"mag:3187708705","doi":null,"is_oa":false,"landing_page_url":"https://produccioncientifica.ucm.es/documentos/600ef43df179b17b49336feb","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030010757","display_name":"Daniel Garc\u00eda Moreno","orcid":"https://orcid.org/0000-0003-1707-106X","observed_orcids":["https://orcid.org/0000-0003-1707-106X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Garc\u00eda Moreno","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000493005","display_name":"Alberto Antonio Del Barrio","orcid":"https://orcid.org/0000-0002-6769-1200","observed_orcids":["https://orcid.org/0000-0002-6769-1200"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alberto A. Del Barrio","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-6769-1200","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5112718050","display_name":"Guillermo Juan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Guillermo Juan","raw_affiliation_strings":["UNIVERSIDAD Complutense de Madrid"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UNIVERSIDAD Complutense de Madrid","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18339065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"52","issue":"3","first_page":"218","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7314000129699707,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7314000129699707,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.21739999949932098,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.008100000210106373,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"field programmable analog array","score":0.8420000076293945},{"id":"https://openalex.org/keywords/analog-computing","display_name":"analog computing","score":0.5040000081062317},{"id":"https://openalex.org/keywords/weighted-sums","display_name":"weighted sums","score":0.671999990940094},{"id":"https://openalex.org/keywords/hardware-deployment","display_name":"hardware deployment","score":0.4390000104904175},{"id":"https://openalex.org/keywords/design-prototyping","display_name":"design prototyping","score":0.5860000252723694}],"concepts":[{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.6801058053970337},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.6457510590553284},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.6448399424552917},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6423910856246948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.609342098236084},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.5254862904548645},{"id":"https://openalex.org/C71901391","wikidata":"https://www.wikidata.org/wiki/Q7126699","display_name":"Upload","level":2,"score":0.5201176404953003},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4944915771484375},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4753777086734772},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4629240036010742},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3468586206436157},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3410540223121643},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2619591951370239},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24832463264465332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.145997554063797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08248245716094971},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.06596061587333679},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:3187708705","doi":null,"is_oa":false,"landing_page_url":"https://produccioncientifica.ucm.es/documentos/600ef43df179b17b49336feb","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2547030302","https://openalex.org/W753673918","https://openalex.org/W393095640","https://openalex.org/W2112357477","https://openalex.org/W7097686175","https://openalex.org/W1968024299","https://openalex.org/W2124419647","https://openalex.org/W2106267865","https://openalex.org/W1536393281","https://openalex.org/W16983972"],"abstract_inverted_index":{"Analog":[0],"computing":[1],"is":[2,8,57],"a":[3,35,54],"field":[4],"of":[5,24,67,88],"study":[6],"which":[7],"recovering":[9],"relevance.":[10],"FPAAs":[11,23,61],"are":[12,26],"the":[13,19,42,49,69,77,89,91],"equivalent":[14],"to":[15,40,64,96],"FPGAs":[16],"but":[17],"in":[18,73],"analog":[20,30,43],"domain.":[21],"The":[22],"Anadigm":[25,33],"well":[27],"suitable":[28],"for":[29],"designs":[31,44],"prototyping.":[32],"provides":[34],"time":[36],"domain":[37],"functional":[38],"simulator":[39,70],"check":[41],"before":[45],"downloading":[46],"them":[47],"into":[48],"FPAAs.":[50],"In":[51],"this":[52],"paper,":[53],"weighted":[55],"sum":[56],"implemented":[58],"through":[59],"3":[60],"and":[62,71],"simulated":[63],"test":[65],"performance":[66],"both":[68],"behavior":[72],"real":[74],"conditions":[75],"with":[76],"results":[78],"that":[79,86],"should":[80],"theoretically":[81],"be":[82],"obtained.":[83],"Results":[84],"show":[85],"most":[87],"times":[90],"difference":[92],"ranges":[93],"from":[94],"0.01V":[95],"0.02V.":[97]},"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2021-08-16T00:00:00"}