{"id":"https://openalex.org/W3173662972","doi":"https://doi.org/10.1109/devic50843.2021.9455836","title":"Novel 9:1 Ternary Multiplexer on 32nm CMOS Technology","display_name":"Novel 9:1 Ternary Multiplexer on 32nm CMOS Technology","publication_year":2021,"publication_date":"2021-05-19","ids":{"openalex":"https://openalex.org/W3173662972","doi":"https://doi.org/10.1109/devic50843.2021.9455836","mag":"3173662972"},"language":"en","primary_location":{"id":"doi:10.1109/devic50843.2021.9455836","doi":"https://doi.org/10.1109/devic50843.2021.9455836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/devic50843.2021.9455836","pdf_url":null,"source":{"id":"https://openalex.org/S4306498149","display_name":"Devices for Integrated Circuit (DevIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Devices for Integrated Circuit (DevIC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026745911","display_name":"Rahul Pal","orcid":"https://orcid.org/0000-0003-2247-0129","observed_orcids":["https://orcid.org/0000-0003-2247-0129"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rahul Pal","raw_affiliation_strings":["Haroa Govt ITI, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Haroa Govt ITI, Kolkata, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079175670","display_name":"Rakesh Kumar Singh","orcid":"https://orcid.org/0000-0002-4966-8269","observed_orcids":["https://orcid.org/0000-0002-4966-8269"]},"institutions":[{"id":"https://openalex.org/I4405278150","display_name":"Dr. B.C. Roy Engineering College","ror":"https://ror.org/0543htw25","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405278150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rakesh Kumar Singh","raw_affiliation_strings":["Dr. B. C. Roy Engineering College, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I4405278150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078061993","display_name":"Jayanta Ghosh","orcid":"https://orcid.org/0000-0002-1321-5380","observed_orcids":["https://orcid.org/0000-0002-1321-5380"]},"institutions":[{"id":"https://openalex.org/I11793825","display_name":"National Institute of Technology Patna","ror":"https://ror.org/056wyhh33","country_code":"IN","type":"education","lineage":["https://openalex.org/I11793825","https://openalex.org/I4210152752"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jayanta Ghosh","raw_affiliation_strings":["National Institute of Technology, Patna, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Patna, India","institution_ids":["https://openalex.org/I11793825"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015887462","display_name":"Aloke Saha","orcid":"https://orcid.org/0000-0002-0531-5234","observed_orcids":["https://orcid.org/0000-0002-0531-5234"]},"institutions":[{"id":"https://openalex.org/I4405278150","display_name":"Dr. B.C. Roy Engineering College","ror":"https://ror.org/0543htw25","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405278150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aloke Saha","raw_affiliation_strings":["Dr. B. C. Roy Engineering College, Durgapur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr. B. C. Roy Engineering College, Durgapur, India","institution_ids":["https://openalex.org/I4405278150"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7708,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57301392,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.011599999852478504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.004900000058114529,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/32-nm-cmos","display_name":"32nm CMOS","score":0.8100000023841858},{"id":"https://openalex.org/keywords/three-valued-logic","display_name":"ternary logic","score":0.6620000004768372},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7059999704360962},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"propagation delay","score":0.8899999856948853}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9483188986778259},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.752720832824707},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7262688279151917},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6740320324897766},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5103070139884949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5064376592636108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.457902193069458},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31664425134658813},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27650487422943115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24158039689064026},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10342523455619812},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/devic50843.2021.9455836","doi":"https://doi.org/10.1109/devic50843.2021.9455836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/devic50843.2021.9455836","pdf_url":null,"source":{"id":"https://openalex.org/S4306498149","display_name":"Devices for Integrated Circuit (DevIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Devices for Integrated Circuit (DevIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1969523691","https://openalex.org/W2004018740","https://openalex.org/W2018519174","https://openalex.org/W2025152094","https://openalex.org/W2129142934","https://openalex.org/W2311565262","https://openalex.org/W2803332880","https://openalex.org/W2806525215","https://openalex.org/W2807358726","https://openalex.org/W2888757582","https://openalex.org/W2900863455","https://openalex.org/W2945111747","https://openalex.org/W2971694126","https://openalex.org/W3037859146","https://openalex.org/W3126289572","https://openalex.org/W4245782218","https://openalex.org/W4249919634"],"related_works":["https://openalex.org/W2530806966","https://openalex.org/W4320828710","https://openalex.org/W7098398210","https://openalex.org/W2945111747","https://openalex.org/W4225014883","https://openalex.org/W7095351760","https://openalex.org/W4392026728","https://openalex.org/W3126289572","https://openalex.org/W7223417059","https://openalex.org/W4238725848"],"abstract_inverted_index":{"Present":[0],"study":[1],"explores":[2],"new":[3],"9:1":[4,41,106],"Ternary-Multiplexer":[5],"(T-MUX)":[6],"using":[7,62],"Normal":[8],"Process":[9],"Enhancement-type":[10],"Metal":[11],"Oxide":[12],"Semiconductor":[13],"(NPE-MOS)":[14],"transistors":[15],"without":[16],"any":[17],"threshold":[18],"modifications.":[19],"The":[20,45,86,119],"3:1":[21],"T-MUX":[22,107],"based":[23],"on":[24,57],"proposed":[25,40,52,105,123],"idea":[26],"is":[27,55],"designed":[28,87],"first":[29],"and":[30,49,76,83],"that":[31],"has":[32,89],"been":[33,90],"exploited":[34],"in":[35],"order":[36],"to":[37],"design":[38],"the":[39,104],"Ternary":[42,53],"Multiplexer":[43,54],"next.":[44],"front":[46],"end":[47],"circuit-design":[48],"optimization":[50],"of":[51,116,122],"performed":[56],"32nm":[58],"standard":[59],"CMOS":[60],"technology":[61],"BSIM4":[63],"device":[64],"model":[65],"with":[66,80,96,114],"1.0V":[67,84],"supply":[68],"rail":[69],"at":[70],"27\u00b0C":[71],"temperature.":[72],"Ternary-digits":[73],"\"0\",":[74],"\"1\"":[75],"\"2\"":[77],"are":[78],"presented":[79],"0V,":[81],"0.5V":[82],"respectively.":[85],"circuit":[88,124],"validated":[91],"through":[92],"extensive":[93],"T-Spice":[94],"simulations":[95],"all":[97],"possible":[98],"test":[99],"patterns.":[100],"As":[101],"per":[102],"evaluation":[103],"consumes":[108],"51.37\u03bcW":[109],"average":[110],"power":[111],"when":[112],"operated":[113],"3.2GHz":[115],"selection":[117],"speed.":[118],"propagation":[120],"delay":[121],"becomes":[125],"15.07ps.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-10-12T09:40:04.860316","created_date":"2021-07-05T00:00:00"}