{"id":"https://openalex.org/W3144634745","doi":"https://doi.org/10.5121/ijci.2016.5428","title":"Comparative Performance Analysis of Low Power Full Adder Design in Different Logics in 22nm Scaling Technology","display_name":"Comparative Performance Analysis of Low Power Full Adder Design in Different Logics in 22nm Scaling Technology","publication_year":2016,"publication_date":"2016-08-30","ids":{"openalex":"https://openalex.org/W3144634745","doi":"https://doi.org/10.5121/ijci.2016.5428","mag":"3144634745"},"language":"en","primary_location":{"id":"doi:10.5121/ijci.2016.5428","doi":"https://doi.org/10.5121/ijci.2016.5428","is_oa":true,"landing_page_url":"https://doi.org/10.5121/ijci.2016.5428","pdf_url":"https://doi.org/10.5121/ijci.2016.5428","source":{"id":"https://openalex.org/S2764709306","display_name":"International Journal on Cybernetics & Informatics","issn_l":"2277-548X","issn":["2277-548X","2320-8430"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal on Cybernetics & Informatics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.5121/ijci.2016.5428","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113929382","display_name":"A. Murali","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Murali A","raw_affiliation_strings":["Associate Professor, Member IEEE, Department of Electronics and Communication Engineering & Research Scholar, Department of ECE, KLEF, K.L University, Green Fields, Guntur, A.P, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Associate Professor, Member IEEE, Department of Electronics and Communication Engineering & Research Scholar, Department of ECE, KLEF, K.L University, Green Fields, Guntur, A.P, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068555800","display_name":"Santosh Kumar L.V","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Santosh Kumar L.V","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5080398792","display_name":"Pyla Rajesh","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajesh P","raw_affiliation_strings":["Assistant Professor, Department of Electronics and Communication Engineering 1,","Raghu Engineering College, Visakhapatnam, A.P, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Assistant Professor, Department of Electronics and Communication Engineering 1,","institution_ids":[]},{"raw_affiliation_string":"Raghu Engineering College, Visakhapatnam, A.P, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1431,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53953899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"5","issue":"4","first_page":"255","last_page":"269"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.9900000095367432},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8619999885559082},{"id":"https://openalex.org/keywords/transmission-gate-logic","display_name":"transmission gate logic","score":0.9269999861717224},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"pass transistor logic","score":0.8050000071525574},{"id":"https://openalex.org/keywords/cmos-logic","display_name":"CMOS logic","score":0.7049999833106995},{"id":"https://openalex.org/keywords/22-nm-node","display_name":"22 nm technology node","score":0.6869999766349792},{"id":"https://openalex.org/keywords/predictive-technology-model","display_name":"predictive technology model","score":0.6069999933242798}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7339081764221191},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6970914602279663},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4502042829990387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3834460377693176},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34074458479881287},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3318503499031067},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30971550941467285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15804198384284973},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11667737364768982},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.05350834131240845},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.5121/ijci.2016.5428","doi":"https://doi.org/10.5121/ijci.2016.5428","is_oa":true,"landing_page_url":"https://doi.org/10.5121/ijci.2016.5428","pdf_url":"https://doi.org/10.5121/ijci.2016.5428","source":{"id":"https://openalex.org/S2764709306","display_name":"International Journal on Cybernetics & Informatics","issn_l":"2277-548X","issn":["2277-548X","2320-8430"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal on Cybernetics & Informatics","raw_type":"journal-article"},{"id":"mag:2515528156","doi":null,"is_oa":false,"landing_page_url":"http://aircconline.com/ijci/V5N4/5416ijci28.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"doi:10.5121/ijci.2016.5428","doi":"https://doi.org/10.5121/ijci.2016.5428","is_oa":true,"landing_page_url":"https://doi.org/10.5121/ijci.2016.5428","pdf_url":"https://doi.org/10.5121/ijci.2016.5428","source":{"id":"https://openalex.org/S2764709306","display_name":"International Journal on Cybernetics & Informatics","issn_l":"2277-548X","issn":["2277-548X","2320-8430"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal on Cybernetics & Informatics","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3144634745.pdf","grobid_xml":"https://content.openalex.org/works/W3144634745.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1598025287","https://openalex.org/W2001971725","https://openalex.org/W2028210911","https://openalex.org/W2065024711","https://openalex.org/W2127696501","https://openalex.org/W2135955108","https://openalex.org/W2473579178"],"related_works":["https://openalex.org/W2126794498","https://openalex.org/W2402453914","https://openalex.org/W2901668507","https://openalex.org/W7217586622","https://openalex.org/W2596511596","https://openalex.org/W4385392364","https://openalex.org/W7217990677","https://openalex.org/W4210386678","https://openalex.org/W2130293049","https://openalex.org/W7096384510"],"abstract_inverted_index":{"This":[0],"paper":[1,68],"gives":[2],"the":[3,28,70],"comparison":[4,85],"of":[5,7,13,50,53,86],"performance":[6],"full":[8,88],"adder":[9,22,89],"design":[10,23,66],"in":[11,18,95,106],"terms":[12],"area,":[14],"power":[15,26,82],"and":[16,43,76,83,98],"delay":[17],"different":[19,87],"logic":[20,31,65],"styles.Full":[21],"achieves":[24],"low":[25],"using":[27,73,102],"Transmission":[29],"Gate":[30],"compared":[32,55,61],"to":[33,56,62],"all":[34,63],"other":[35,64],"topologies":[36],"such":[37],"as":[38],"Basic":[39],"CMOS,":[40],"Pass":[41],"Transistor":[42],"GDI":[44],"techniques":[45],"but":[46],"it":[47],"make":[48],"use":[49],"more":[51],"number":[52],"transistors":[54],"GDI.GDI":[57],"occupies":[58],"less":[59],"area":[60],"styles.This":[67],"presents":[69],"simulated":[71],"outcome":[72],"Tanner":[74],"tools":[75],"also":[77],"H-Spice":[78,107],"tool":[79],"which":[80],"shows":[81],"speed":[84],"designs.All":[90],"simulations":[91],"have":[92],"been":[93],"performed":[94],"90nm,":[96],"45nm":[97],"22nm":[99],"scaling":[100],"parameters":[101],"Predictive":[103],"Technology":[104],"Models":[105],"tool.":[108]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-11-03T10:50:19.383937","created_date":"2021-04-13T00:00:00"}