{"id":"https://openalex.org/W3138766643","doi":"https://doi.org/10.1109/sc.1998.10049","title":"Multi-processor Performance on the Tera MTA","display_name":"Multi-processor Performance on the Tera MTA","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W3138766643","doi":"https://doi.org/10.1109/sc.1998.10049","mag":"3138766643"},"language":"en","primary_location":{"id":"doi:10.1109/sc.1998.10049","doi":"https://doi.org/10.1109/sc.1998.10049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.1998.10049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE/ACM SC98 Conference","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110725059","display_name":"Allan Edward Snavely","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I181653535","display_name":"San Diego Supercomputer Center","ror":"https://ror.org/04mg3nk07","country_code":"US","type":"facility","lineage":["https://openalex.org/I181653535","https://openalex.org/I36258959"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Snavely","raw_affiliation_strings":["SDSC and UCSD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SDSC and UCSD, USA","institution_ids":["https://openalex.org/I181653535","https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000216866","display_name":"L. Carter","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I181653535","display_name":"San Diego Supercomputer Center","ror":"https://ror.org/04mg3nk07","country_code":"US","type":"facility","lineage":["https://openalex.org/I181653535","https://openalex.org/I36258959"]},{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Carter","raw_affiliation_strings":["SDSC and UCSD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SDSC and UCSD, USA","institution_ids":["https://openalex.org/I181653535","https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108380355","display_name":"Jay Boisseau","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I181653535","display_name":"San Diego Supercomputer Center","ror":"https://ror.org/04mg3nk07","country_code":"US","type":"facility","lineage":["https://openalex.org/I181653535","https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Boisseau","raw_affiliation_strings":["SDSC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SDSC, USA","institution_ids":["https://openalex.org/I181653535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038766940","display_name":"A. Majumdar","orcid":"https://orcid.org/0000-0002-0860-6686","observed_orcids":["https://orcid.org/0000-0002-0860-6686"]},"institutions":[{"id":"https://openalex.org/I181653535","display_name":"San Diego Supercomputer Center","ror":"https://ror.org/04mg3nk07","country_code":"US","type":"facility","lineage":["https://openalex.org/I181653535","https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Majumdar","raw_affiliation_strings":["SDSC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SDSC, USA","institution_ids":["https://openalex.org/I181653535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071791092","display_name":"Kang Su Gatlin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kang Su Gatlin","raw_affiliation_strings":["University of California, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027399783","display_name":"Nicholas Mitchell","orcid":"https://orcid.org/0000-0001-7205-1761","observed_orcids":["https://orcid.org/0000-0001-7205-1761"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Mitchell","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057593011","display_name":"John Feo","orcid":"https://orcid.org/0000-0001-6546-8948","observed_orcids":["https://orcid.org/0000-0001-6546-8948"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Feo","raw_affiliation_strings":["Tera Computer, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tera Computer, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056451845","display_name":"Brian Koblenz","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Koblenz","raw_affiliation_strings":["Tera Computer, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tera Computer, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2696,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.60475578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-efficiency","display_name":"parallel efficiency","score":0.8420000076293945},{"id":"https://openalex.org/keywords/nas-benchmarks","display_name":"NAS benchmarks","score":0.7990000247955322},{"id":"https://openalex.org/keywords/memory-latency","display_name":"memory latency","score":0.47099998593330383},{"id":"https://openalex.org/keywords/amdahl-s-law","display_name":"Amdahl's law","score":0.7929999828338623},{"id":"https://openalex.org/keywords/code-tuning","display_name":"code tuning","score":0.5460000038146973}],"concepts":[{"id":"https://openalex.org/C2775904623","wikidata":"https://www.wikidata.org/wiki/Q108529","display_name":"Tera-","level":2,"score":0.9043945074081421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8246381282806396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7075700759887695},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5478836297988892},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5024018287658691},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4847111701965332},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47471725940704346},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.45042240619659424},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4499092400074005},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4373071789741516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4060986042022705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2552793025970459},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.19835472106933594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sc.1998.10049","doi":"https://doi.org/10.1109/sc.1998.10049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sc.1998.10049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE/ACM SC98 Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W197096781","https://openalex.org/W2004511788","https://openalex.org/W4232516836"],"related_works":["https://openalex.org/W197096781","https://openalex.org/W108204089","https://openalex.org/W3138952164","https://openalex.org/W7098919174","https://openalex.org/W7101034959","https://openalex.org/W203693513","https://openalex.org/W2166243784","https://openalex.org/W7095662242","https://openalex.org/W1481351811","https://openalex.org/W1595481157"],"abstract_inverted_index":{"The":[0,211,302],"Tera":[1,22,94],"MTA":[2,23,74,113,188],"is":[3,57,75,86,360,391,396],"a":[4,10,32,40,87,97,111,127,203,249,353,382,385,397,422],"revolutionary":[5],"commercial":[6],"computer":[7],"based":[8],"on":[9,31,39,65,104,202,260,406,421],"multithreaded":[11],"processor":[12,52,129,387],"architecture.":[13],"In":[14,96,161],"contrast":[15],"to":[16,49,126,144,156,220,281,289,311,375],"many":[17],"other":[18],"parallel":[19,212,241,356],"architectures,":[20],"the":[21,51,55,73,91,105,117,131,137,146,157,166,187,193,196,215,226,234,240,252,261,275,287,290,293,309,319,322,330,338,342,355,364,376,379,393,411],"can":[24,44,61,295,340],"effectively":[25],"use":[26,173],"high":[27],"amounts":[28],"of":[29,72,90,130,139,186,195,214,236,251,268,272,278,314,333,358,381,413,418,429],"parallelism":[30],"single":[33,41,128,386,423],"processor.":[34],"By":[35],"running":[36,64,115,270,405,414,420],"multiple":[37,66,82,407],"threads":[38,148,419],"processor,":[42],"it":[43,60,77],"tolerate":[45],"memory":[46,298,326,343],"latency":[47],"and":[48,178,233,238,400,425],"keep":[50],"saturated.":[53],"If":[54],"computation":[56],"sufficiently":[58],"large,":[59],"benefit":[62],"from":[63,218],"processors.":[67,83,351,408],"A":[68],"primary":[69],"architectural":[70],"goal":[71],"that":[76,103,136,225,307],"provide":[78],"scalable":[79],"performance":[80,125,194],"over":[81],"This":[84],"paper":[85,99,163],"preliminary":[88],"investigation":[89],"first":[92],"multi-processor":[93,389],"MTA.":[95],"previous":[98],"[1]":[100],"we":[101,164,172,179],"reported":[102],"kernel":[106],"NAS":[107,262],"2":[108],"benchmarks":[109,263],"[2],":[110],"single-processor":[112,167,198],"system":[114],"at":[116,328],"architected":[118],"clock":[119,176],"speed":[120],"would":[121],"be":[122,282],"similar":[123],"in":[124,169,384],"Cray":[132],"T90.":[133],"We":[134,190,409],"found":[135],"compilers":[138],"both":[140],"machines":[141],"were":[142],"able":[143],"find":[145],"necessary":[147],"or":[149,388],"vector":[150],"operations,":[151],"after":[152],"making":[153,206],"standard":[154],"changes":[155],"random":[158],"number":[159],"generator.":[160],"this":[162,315],"update":[165],"results":[168],"two":[170],"ways:":[171],"only":[174],"actual":[175],"speeds,":[177],"report":[180],"improvements":[181],"given":[182],"by":[183,346],"further":[184,208],"tuning":[185,209],"codes.":[189],"then":[191],"investigate":[192],"best":[197],"codes":[199,216,324],"when":[200],"run":[201],"two-processor":[204],"MTA,":[205],"no":[207],"effort.":[210],"efficiency":[213,357],"range":[217],"77%":[219],"99%.":[221],"An":[222],"analysis":[223],"shows":[224],"\"serial":[227],"bottlenecks\"":[228],"--":[229,244],"unparallelized":[230],"code":[231],"sections":[232],"cost":[235],"allocating":[237],"freeing":[239],"hardware":[242,304],"resources":[243],"account":[245],"for":[246,318,371],"less":[247],"than":[248],"percent":[250],"runtimes.":[253],"Thus,":[254],"Amdahl's":[255],"Law":[256],"needn't":[257],"take":[258],"effect":[259],"until":[264],"there":[265,395],"are":[266,366],"hundreds":[267],"processors":[269,288],"thousands":[271],"threads.":[273],"Instead,":[274],"major":[276],"source":[277],"inefficiency":[279],"appears":[280],"an":[283,401],"imperfect":[284,372],"network":[285,294,339],"connecting":[286],"memory.":[291],"Ideally,":[292],"support":[296,341],"one":[297,334,431],"reference":[299],"per":[300,335,432],"instruction.":[301,336],"current":[303],"has":[305],"defects":[306],"reduce":[308],"throughput":[310],"about":[312],"85%":[313],"rate.":[316],"Except":[317],"EP":[320,359],"benchmark,":[321],"tuned":[323],"issue":[325],"references":[327,344],"nearly":[329],"peak":[331],"rate":[332],"Consequently,":[337],"issued":[345],"one,":[347],"but":[348,363],"not":[349],"two,":[350],"As":[352],"result,":[354],"near-":[361],"perfect,":[362],"others":[365],"reduced":[367],"accordingly.":[368],"Another":[369],"reason":[370],"speedup":[373],"pertains":[374],"compiler.":[377],"While":[378],"definition":[380],"thread":[383],"mode":[390],"essentially":[392],"same,":[394],"different":[398],"implementation":[399],"associated":[402],"overhead":[403,412],"with":[404],"characterize":[410],"\"frays\"":[415],"(a":[416,427],"collection":[417,428],"processor)":[424],"\"crews\"":[426],"frays,":[430],"processor.)":[433]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2021-03-29T00:00:00"}