{"id":"https://openalex.org/W3137536588","doi":"https://doi.org/10.5555/1331699.1331733","title":"Composable Lightweight Processors","display_name":"Composable Lightweight Processors","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W3137536588","doi":"https://doi.org/10.5555/1331699.1331733","mag":"3137536588"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.101.8778","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.101.8778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utexas.edu/ftp/pub/dburger/papers/MICRO07.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101667271","display_name":"Changkyu Kim","orcid":"https://orcid.org/0000-0002-0283-8371","observed_orcids":["https://orcid.org/0000-0002-0283-8371"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Changkyu Kim","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-0283-8371","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030436580","display_name":"Simha Sethumadhavan","orcid":"https://orcid.org/0000-0002-6180-7153","observed_orcids":["https://orcid.org/0000-0002-6180-7153"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Simha Sethumadhavan","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-6180-7153","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039645586","display_name":"Divya P. Gulati","orcid":"https://orcid.org/0009-0003-5181-4880","observed_orcids":["https://orcid.org/0009-0003-5181-4880"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Divya Gulati","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0009-0003-5181-4880","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067337700","display_name":"Doug Burger","orcid":"https://orcid.org/0009-0006-6588-6596","observed_orcids":["https://orcid.org/0009-0006-6588-6596"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Doug Burger","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0009-0006-6588-6596","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017281492","display_name":"Madhu Saravana Sibi Govindan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Madhu Saravana Sibi Govindan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109858187","display_name":"Nitya Ranganathan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nitya Ranganathan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5063354509","display_name":"Stephen W. Keckler","orcid":"https://orcid.org/0000-0001-6701-6099","observed_orcids":["https://orcid.org/0000-0001-6701-6099"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stephen W. Keckler","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-6701-6099","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":33.59,"has_fulltext":false,"cited_by_count":151,"citation_normalized_percentile":{"value":0.99689002,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"381","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.951200008392334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.951200008392334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.017999999225139618,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.012000000104308128,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.925000011920929},{"id":"https://openalex.org/keywords/dynamic-reconfiguration","display_name":"dynamic reconfiguration","score":0.6269999742507935},{"id":"https://openalex.org/keywords/thread-level-parallelism","display_name":"thread-level parallelism","score":0.7360000014305115},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.9129999876022339},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.625},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.9610000252723694}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8548288941383362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7394885420799255},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.559828519821167},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5559741854667664},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.543502688407898},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5102400779724121},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5048090219497681},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4627319574356079},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4193330407142639},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.41829681396484375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3657953143119812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33139777183532715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11803454160690308},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.101.8778","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.101.8778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utexas.edu/ftp/pub/dburger/papers/MICRO07.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.140.3283","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.3283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utexas.edu/~skeckler/pubs/micro07.pdf","raw_type":"text"},{"id":"mag:3137536588","doi":"https://doi.org/10.5555/1331699.1331733","is_oa":false,"landing_page_url":"https://www.cs.utexas.edu/~skeckler/pubs/micro07.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4210171338","display_name":"IEEE/ACM International Symposium on Microarchitecture (MICRO)","issn_l":"1072-4451","issn":["1072-4451","2379-3155"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"International Symposium on Microarchitecture","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W2006610758","https://openalex.org/W2009470771","https://openalex.org/W2022740893","https://openalex.org/W2029171059","https://openalex.org/W2029479717","https://openalex.org/W2033272178","https://openalex.org/W2064037464","https://openalex.org/W2065356639","https://openalex.org/W2073061372","https://openalex.org/W2083868341","https://openalex.org/W2084619442","https://openalex.org/W2101308451","https://openalex.org/W2102727118","https://openalex.org/W2103397328","https://openalex.org/W2107493680","https://openalex.org/W2108795365","https://openalex.org/W2112085716","https://openalex.org/W2120230074","https://openalex.org/W2125955291","https://openalex.org/W2126331314","https://openalex.org/W2126372249","https://openalex.org/W2134218813","https://openalex.org/W2135158039","https://openalex.org/W2135183949","https://openalex.org/W2138351227","https://openalex.org/W2147345262","https://openalex.org/W2147943147","https://openalex.org/W2153512189","https://openalex.org/W2156174665","https://openalex.org/W2157373341","https://openalex.org/W2159449877","https://openalex.org/W2167556016","https://openalex.org/W2171546589","https://openalex.org/W2296006986"],"related_works":["https://openalex.org/W7098779908","https://openalex.org/W108664279","https://openalex.org/W2079967491","https://openalex.org/W1968415593","https://openalex.org/W2171539502","https://openalex.org/W7095267386","https://openalex.org/W580168354","https://openalex.org/W2153202373","https://openalex.org/W7099461205","https://openalex.org/W7099383682"],"abstract_inverted_index":{"Modern":[0],"chip":[1],"multiprocessors":[2],"(CMPs)":[3],"are":[4,33],"designed":[5],"to":[6,56,115],"exploit":[7],"both":[8],"instruction-level":[9],"parallelism":[10,16],"(ILP)":[11],"within":[12,18],"processors":[13,26,66],"and":[14,19,27,143],"thread-level":[15],"(TLP)":[17],"across":[20],"processors.":[21],"However,":[22],"the":[23,28,69,113,124],"number":[24],"of":[25,30,104,136,141,147,156,167,174],"granularity":[29],"each":[31],"processor":[32],"fixed":[34,151,168],"at":[35],"design":[36,76],"time.":[37],"This":[38],"paper":[39],"evaluates":[40],"a":[41,92,150,154,165,172],"flexible":[42],"architectural":[43],"approach,":[44],"called":[45,80],"Composable":[46],"Lightweight":[47],"Processors":[48],"(or":[49],"CLPs),":[50],"that":[51,129,162],"allows":[52],"simple,":[53],"low-power":[54],"cores":[55,79],"be":[57,84,116],"aggregated":[58],"together":[59],"dynamically,":[60],"forming":[61],"larger,":[62],"more":[63],"powerful":[64],"single-threaded":[65,157],"without":[67],"changing":[68],"application":[70],"binary.":[71],"We":[72],"evaluate":[73],"one":[74],"such":[75],"with":[77,119],"32":[78,87],"TFlex,":[81],"which":[82],"can":[83],"configured":[85],"as":[86,91,98],"dual-issue":[88],"processors,":[89],"or":[90,97],"single":[93],"64-wide":[94],"issue":[95],"processor,":[96],"any":[99],"point":[100],"in":[101],"between.":[102],"Use":[103],"an":[105,132,138,144],"Explicit":[106],"Data":[107],"Graph":[108],"Execution":[109],"(EDGE)":[110],"ISA":[111],"enables":[112],"system":[114],"fully":[117],"composable,":[118],"no":[120],"monolithic":[121],"structures":[122],"spanning":[123],"cores.":[125],"Simulation":[126],"results":[127],"show":[128,161],"CLPs":[130,163],"achieve":[131],"average":[133,139,145],"performance":[134],"boost":[135],"42%,":[137],"area-efficiency":[140],"3.4x,":[142],"power-efficiency":[146],"2x":[148],"over":[149],"architecture":[152],"on":[153,171],"spectrum":[155,166],"applications.":[158],"Results":[159],"also":[160],"outperform":[164],"CMP":[169],"architectures":[170],"set":[173],"multitasking":[175],"workloads.":[176],"1":[177]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":19},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":11}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2021-03-29T00:00:00"}
