{"id":"https://openalex.org/W3136828040","doi":"https://doi.org/10.37394/23201.2020.19.25","title":"Thermal Simulation Flow and Thermal Closure Methodology in High-Performance VLSI/SOC Design","display_name":"Thermal Simulation Flow and Thermal Closure Methodology in High-Performance VLSI/SOC Design","publication_year":2020,"publication_date":"2020-12-23","ids":{"openalex":"https://openalex.org/W3136828040","doi":"https://doi.org/10.37394/23201.2020.19.25","mag":"3136828040"},"language":"en","primary_location":{"id":"doi:10.37394/23201.2020.19.25","doi":"https://doi.org/10.37394/23201.2020.19.25","is_oa":true,"landing_page_url":"https://doi.org/10.37394/23201.2020.19.25","pdf_url":"https://doi.org/10.37394/23201.2020.19.25","source":{"id":"https://openalex.org/S2764701073","display_name":"WSEAS Transactions on Circuits and Systems archive","issn_l":"1109-2734","issn":["1109-2734","2224-266X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.37394/23201.2020.19.25","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111649978","display_name":"Qing Zhu","orcid":"https://orcid.org/0009-0001-5322-1873","observed_orcids":["https://orcid.org/0009-0001-5322-1873"]},"institutions":[{"id":"https://openalex.org/I69337369","display_name":"International Technological University","ror":"https://ror.org/02r4nmf56","country_code":"US","type":"education","lineage":["https://openalex.org/I69337369"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qing K. Zhu","raw_affiliation_strings":["Electrical Engineering Department, International Technological University, San Jose, USA","Electrical Engineering Department, International Technological University 355 W. San Fernando St., San Jose, CA 95113, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, International Technological University, San Jose, USA","institution_ids":["https://openalex.org/I69337369"]},{"raw_affiliation_string":"Electrical Engineering Department, International Technological University 355 W. San Fernando St., San Jose, CA 95113, USA","institution_ids":["https://openalex.org/I69337369"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111649978"],"corresponding_institution_ids":["https://openalex.org/I69337369"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"19","issue":null,"first_page":"222","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.358599990606308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.358599990606308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.13840000331401825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.08420000225305557,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thermal-simulation","display_name":"thermal simulation","score":0.9779999852180481},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.8450000286102295},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.9700000286102295},{"id":"https://openalex.org/keywords/chip-cooling","display_name":"chip cooling","score":0.5809999704360962},{"id":"https://openalex.org/keywords/power-density","display_name":"power density","score":0.7350000143051147},{"id":"https://openalex.org/keywords/thermal-management","display_name":"thermal management","score":0.3190000057220459}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7334960103034973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6097279787063599},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5686579346656799},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5390187501907349},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.4869740903377533},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.46406349539756775},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4548396170139313},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.4407992959022522},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43285688757896423},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38195884227752686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3016488552093506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2317619025707245},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.37394/23201.2020.19.25","doi":"https://doi.org/10.37394/23201.2020.19.25","is_oa":true,"landing_page_url":"https://doi.org/10.37394/23201.2020.19.25","pdf_url":"https://doi.org/10.37394/23201.2020.19.25","source":{"id":"https://openalex.org/S2764701073","display_name":"WSEAS Transactions on Circuits and Systems archive","issn_l":"1109-2734","issn":["1109-2734","2224-266X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.37394/23201.2020.19.25","doi":"https://doi.org/10.37394/23201.2020.19.25","is_oa":true,"landing_page_url":"https://doi.org/10.37394/23201.2020.19.25","pdf_url":"https://doi.org/10.37394/23201.2020.19.25","source":{"id":"https://openalex.org/S2764701073","display_name":"WSEAS Transactions on Circuits and Systems archive","issn_l":"1109-2734","issn":["1109-2734","2224-266X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3136828040.pdf","grobid_xml":"https://content.openalex.org/works/W3136828040.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1870281100","https://openalex.org/W1910043189","https://openalex.org/W1969184516","https://openalex.org/W2035224686","https://openalex.org/W2070547963","https://openalex.org/W2113832514","https://openalex.org/W2116550263","https://openalex.org/W2130613274","https://openalex.org/W2132164969","https://openalex.org/W2140440478","https://openalex.org/W2168713471","https://openalex.org/W2335675335","https://openalex.org/W2340957581","https://openalex.org/W2476075474","https://openalex.org/W2534941339","https://openalex.org/W2547744286"],"related_works":["https://openalex.org/W1614428294","https://openalex.org/W1950281987","https://openalex.org/W2099887000","https://openalex.org/W2033911748","https://openalex.org/W2942961753","https://openalex.org/W2038737051","https://openalex.org/W2139170159","https://openalex.org/W2112193284","https://openalex.org/W7099189384","https://openalex.org/W4237775199"],"abstract_inverted_index":{"This":[0],"paper":[1,96],"describes":[2],"our":[3],"thermal":[4,8,82],"simulation":[5,18,78],"flow":[6,39],"and":[7,29,67,85],"closure":[9,83],"methodology":[10,84],"based":[11,41,52,100],"on":[12,34,42,53,101],"one":[13,54],"high-performance":[14,103],"VLSI/SOC":[15],"chip.":[16,36,105],"Thermal":[17],"results":[19,99],"help":[20],"the":[21,26,31,35,62,64,75,90,95,102],"design":[22],"team":[23],"to":[24,49,74],"evaluate":[25],"cooling":[27],"technology":[28],"verify":[30],"highest":[32],"temperature":[33],"The":[37,80],"developed":[38],"is":[40],"PowerDC":[43],"tool":[44],"from":[45],"Cadence":[46],"Design":[47],"Systems":[48],"automate":[50],"steps":[51],"configure":[55,65],"file.":[56],"We":[57],"discuss":[58],"more":[59],"details":[60],"about":[61],"tool,":[63],"file":[66,70],"power":[68],"density":[69],"that":[71],"are":[72,92],"critical":[73],"accuracy":[76],"of":[77],"results.":[79],"general":[81],"engineering":[86],"teams":[87],"involved":[88],"in":[89,94],"process":[91],"described":[93],"with":[97],"experimental":[98],"SOC":[104]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2021-03-29T00:00:00"}