{"id":"https://openalex.org/W3128300532","doi":"https://doi.org/10.36713/epra6163","title":"DECODING TECHNIQUE FOR LOW POWER DESIGN IN XILINX","display_name":"DECODING TECHNIQUE FOR LOW POWER DESIGN IN XILINX","publication_year":2021,"publication_date":"2021-02-05","ids":{"openalex":"https://openalex.org/W3128300532","doi":"https://doi.org/10.36713/epra6163","mag":"3128300532"},"language":"en","primary_location":{"id":"doi:10.36713/epra6163","doi":"https://doi.org/10.36713/epra6163","is_oa":true,"landing_page_url":"https://doi.org/10.36713/epra6163","pdf_url":"https://doi.org/10.36713/epra6163","source":{"id":"https://openalex.org/S4210188286","display_name":"EPRA International Journal of Research & Development (IJRD)","issn_l":"2455-7838","issn":["2455-7838"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EPRA International Journal of Research & Development (IJRD)","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.36713/epra6163","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071829027","display_name":"Rajdip Das","orcid":"https://orcid.org/0000-0003-3220-1563","observed_orcids":["https://orcid.org/0000-0003-3220-1563"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rajdip Das","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Supreme Knowledge Foundation Group of Institutions 1, Khan Road Mankundu, Hooghly, 712123, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Supreme Knowledge Foundation Group of Institutions 1, Khan Road Mankundu, Hooghly, 712123, West Bengal, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5071829027"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00948752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8420000076293945},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.7990000247955322},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.765999972820282},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.7509999871253967},{"id":"https://openalex.org/keywords/xilinx","display_name":"Xilinx","score":0.7379999756813049}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8288456201553345},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7197163701057434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.68524169921875},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5764402151107788},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5318296551704407},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.5115743279457092},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4228418469429016},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4217957854270935},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3547133207321167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35194507241249084},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3304266929626465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1962757408618927},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1806003749370575},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09634119272232056},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.36713/epra6163","doi":"https://doi.org/10.36713/epra6163","is_oa":true,"landing_page_url":"https://doi.org/10.36713/epra6163","pdf_url":"https://doi.org/10.36713/epra6163","source":{"id":"https://openalex.org/S4210188286","display_name":"EPRA International Journal of Research & Development (IJRD)","issn_l":"2455-7838","issn":["2455-7838"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EPRA International Journal of Research & Development (IJRD)","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.36713/epra6163","doi":"https://doi.org/10.36713/epra6163","is_oa":true,"landing_page_url":"https://doi.org/10.36713/epra6163","pdf_url":"https://doi.org/10.36713/epra6163","source":{"id":"https://openalex.org/S4210188286","display_name":"EPRA International Journal of Research & Development (IJRD)","issn_l":"2455-7838","issn":["2455-7838"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EPRA International Journal of Research & Development (IJRD)","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3128300532.pdf","grobid_xml":"https://content.openalex.org/works/W3128300532.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1551090080","https://openalex.org/W2099278122","https://openalex.org/W2126594109","https://openalex.org/W2156138647","https://openalex.org/W2206261880","https://openalex.org/W2336124709","https://openalex.org/W2357670487","https://openalex.org/W2531945970"],"related_works":["https://openalex.org/W3080963336","https://openalex.org/W3118431710","https://openalex.org/W2941557050","https://openalex.org/W24039907","https://openalex.org/W2182796935","https://openalex.org/W1830133148","https://openalex.org/W2099588928","https://openalex.org/W2155992391","https://openalex.org/W2187638101","https://openalex.org/W2490170763"],"abstract_inverted_index":{"This":[0],"research":[1,11,79],"paper":[2,23,80],"is":[3,117],"a":[4],"survey":[5],"of":[6,10,17,28,50,70],"the":[7,26,29,39,48,51,55,82,98,109,114],"current":[8],"status":[9],"and":[12,31,41,72,86,101,112],"practice":[13],"in":[14,68],"various":[15],"disciplines":[16],"low":[18,34,89],"power":[19,35,90,115],"VLSI":[20,75],"developments.":[21],"The":[22,78],"briefly":[24],"discusses":[25],"rationale":[27],"contemporary,":[30],"concentrates":[32],"on":[33],"design,":[36],"it":[37],"presents":[38],"metrics":[40],"techniques":[42,87],"that":[43],"are":[44],"used":[45],"to":[46,106],"access":[47],"merits":[49],"assorted":[52],"proposed":[53,97],"for":[54,74,88],"improved":[56],"energy":[57],"efficiency.":[58],"Power":[59],"dissipation":[60],"[1],":[61],"[5]":[62],"has":[63],"become":[64],"an":[65],"important":[66],"consideration":[67],"terms":[69],"performance":[71],"scope":[73],"chip":[76],"design.":[77,92],"describes":[81],"decoding":[83,99,125],"strategies,":[84],"methodology,":[85],"system":[91],"Here":[93],"also":[94],"we":[95],"have":[96],"technique":[100],"compared":[102],"with":[103],"silent":[104,127],"coding":[105],"scale":[107],"back":[108],"transition":[110],"state":[111],"conserved":[113],"which":[116],"additionally":[118],"described":[119],"during":[120],"this":[121],"research.":[122],"KEYWORDS\u2014Power":[123],"minimization,":[124],"technique,":[126],"coding.":[128]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2021-02-15T00:00:00"}