{"id":"https://openalex.org/W3112433540","doi":null,"title":"Improving Performance and Endurance for Crossbar Resistive Memory","display_name":"Improving Performance and Endurance for Crossbar Resistive Memory","publication_year":2020,"publication_date":"2020-09-28","ids":{"openalex":"https://openalex.org/W3112433540","mag":"3112433540"},"language":"en","primary_location":{"id":"pmh:oai:d-scholarship.pitt.edu:39292","doi":null,"is_oa":false,"landing_page_url":"https://d-scholarship.pitt.edu/39292/1/wenwen_etdPitt2020.pdf","pdf_url":"https://d-scholarship.pitt.edu/39292/1/wenwen_etdPitt2020.pdf","source":{"id":"https://openalex.org/S4306402372","display_name":"D-Scholarship@Pitt (University of Pittsburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I170201317","host_organization_name":"University of Pittsburgh","host_organization_lineage":["https://openalex.org/I170201317"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100319726","display_name":"Wen Wen","orcid":"https://orcid.org/0000-0002-4292-3650","observed_orcids":["https://orcid.org/0000-0002-4292-3650"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wen Wen","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-4292-3650","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5100319726"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"resistive random access memory","score":0.7120000123977661},{"id":"https://openalex.org/keywords/crossbar-arrays","display_name":"crossbar arrays","score":0.656000018119812},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"non-volatile memory","score":0.8399999737739563},{"id":"https://openalex.org/keywords/write-latency","display_name":"write latency","score":0.6759999990463257},{"id":"https://openalex.org/keywords/wear-leveling","display_name":"wear leveling","score":0.6589999794960022},{"id":"https://openalex.org/keywords/voltage-stress","display_name":"voltage stress","score":0.8859999775886536},{"id":"https://openalex.org/keywords/write-endurance","display_name":"write endurance","score":0.8920000195503235},{"id":"https://openalex.org/keywords/neural-network-accelerators","display_name":"neural network accelerators","score":0.8080000281333923},{"id":"https://openalex.org/keywords/runtime-profiling","display_name":"runtime profiling","score":0.5289999842643738},{"id":"https://openalex.org/keywords/data-compression","display_name":"data compression","score":0.7440000176429749}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9003473520278931},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8412553071975708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844823956489563},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6560757756233215},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6070654988288879},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48273012042045593},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4032333791255951},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38261666893959045},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36121866106987},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33088070154190063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22247886657714844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20945149660110474},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09723716974258423},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:d-scholarship.pitt.edu:39292","doi":null,"is_oa":false,"landing_page_url":"https://d-scholarship.pitt.edu/39292/1/wenwen_etdPitt2020.pdf","pdf_url":"https://d-scholarship.pitt.edu/39292/1/wenwen_etdPitt2020.pdf","source":{"id":"https://openalex.org/S4306402372","display_name":"D-Scholarship@Pitt (University of Pittsburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I170201317","host_organization_name":"University of Pittsburgh","host_organization_lineage":["https://openalex.org/I170201317"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},{"id":"mag:3112433540","doi":null,"is_oa":false,"landing_page_url":"http://d-scholarship.pitt.edu/39292/","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W587794757","https://openalex.org/W1832693441","https://openalex.org/W1971000062","https://openalex.org/W2004823737","https://openalex.org/W2010202670","https://openalex.org/W2018840190","https://openalex.org/W2025535306","https://openalex.org/W2031002470","https://openalex.org/W2031559328","https://openalex.org/W2033982707","https://openalex.org/W2036853599","https://openalex.org/W2037898879","https://openalex.org/W2041588416","https://openalex.org/W2047427636","https://openalex.org/W2048266589","https://openalex.org/W2048588974","https://openalex.org/W2065703183","https://openalex.org/W2081394011","https://openalex.org/W2082070657","https://openalex.org/W2083980649","https://openalex.org/W2093122352","https://openalex.org/W2094756095","https://openalex.org/W2097823832","https://openalex.org/W2101810455","https://openalex.org/W2107012212","https://openalex.org/W2112753327","https://openalex.org/W2112796928","https://openalex.org/W2126716774","https://openalex.org/W2130657217","https://openalex.org/W2134135141","https://openalex.org/W2135393827","https://openalex.org/W2137436723","https://openalex.org/W2150245818","https://openalex.org/W2162279286","https://openalex.org/W2170029535","https://openalex.org/W2293281321","https://openalex.org/W2293836883","https://openalex.org/W2335728318","https://openalex.org/W2469491774","https://openalex.org/W2508602506","https://openalex.org/W2510186576","https://openalex.org/W2562493617","https://openalex.org/W2564760241","https://openalex.org/W2584335437","https://openalex.org/W2606722458","https://openalex.org/W2610452982","https://openalex.org/W2610697133","https://openalex.org/W2611512961","https://openalex.org/W2625298476","https://openalex.org/W2625840880","https://openalex.org/W2626265663","https://openalex.org/W2760853086","https://openalex.org/W2765093634","https://openalex.org/W2769393779","https://openalex.org/W2770734601","https://openalex.org/W2774984254","https://openalex.org/W2794243109","https://openalex.org/W2809171749","https://openalex.org/W2884551039","https://openalex.org/W2899363360","https://openalex.org/W2914237701","https://openalex.org/W2929974204","https://openalex.org/W2944831735","https://openalex.org/W2973013975","https://openalex.org/W3005999147","https://openalex.org/W3017104034","https://openalex.org/W4232634182","https://openalex.org/W4233099936","https://openalex.org/W4238817530","https://openalex.org/W4245795187","https://openalex.org/W4254738708"],"related_works":["https://openalex.org/W2973013975","https://openalex.org/W4233099936","https://openalex.org/W4232634182","https://openalex.org/W2013028205","https://openalex.org/W3005999147","https://openalex.org/W2982539773","https://openalex.org/W3206647099","https://openalex.org/W2611512961","https://openalex.org/W2923038022","https://openalex.org/W3217471553"],"abstract_inverted_index":{"Resistive":[0],"Memory":[1],"(ReRAM)":[2],"has":[3],"emerged":[4],"as":[5,239,241],"a":[6,14,114,176,261,290,300,310],"promising":[7],"non-volatile":[8],"memory":[9,41,142],"technology":[10],"that":[11,119,215,315],"may":[12],"replace":[13],"significant":[15],"portion":[16],"of":[17,82,111,151,258,272,292],"DRAM":[18],"in":[19,35,84,125,195,235,287],"future":[20],"computer":[21],"systems.":[22],"When":[23],"adopting":[24],"crossbar":[25,46],"architecture,":[26],"ReRAM":[27,75,112,183,196,244,249,259,274],"cell":[28,47,76,306],"can":[29],"achieve":[30,131],"the":[31,71,74,80,106,122,149,187,202,213,218,230,248,254,270,273,284],"smallest":[32],"theoretical":[33],"size":[34],"fabrication,":[36],"ideally":[37],"for":[38,182,229,278,304],"constructing":[39],"dense":[40],"with":[42,320],"large":[43,59],"capacity.":[44],"However,":[45],"structure":[48],"suffers":[49],"from":[50,58],"severe":[51],"performance":[52,231],"and":[53,79,91,138,185,192,200,232,309],"endurance":[54,191,233],"degradations,":[55],"which":[56],"come":[57],"voltage":[60,193],"drops":[61],"on":[62,100,154],"long":[63],"wires.":[64],"In":[65],"this":[66],"dissertation,":[67],"I":[68,173],"first":[69],"study":[70,186],"correlation":[72,188],"between":[73,189],"switching":[77],"latency":[78,134,286,319],"number":[81],"cells":[83,153],"low":[85,115],"resistant":[86],"state":[87],"(LRS)":[88],"along":[89],"bitlines,":[90],"propose":[92,174],"to":[93,147,162,206,220,268],"dynamically":[94],"speed":[95],"up":[96],"write":[97,133,190,204,285,311],"operations":[98],"based":[99],"bitline":[101,168],"data":[102,123,136,143,169,297,301,322],"patterns.":[103],"By":[104,198],"leveraging":[105],"intrinsic":[107],"in-memory":[108,296],"processing":[109],"capability":[110],"crossbars,":[113],"overhead":[116,165],"runtime":[117,321],"profiler":[118],"effectively":[120],"tracks":[121],"patterns":[124,170],"different":[126,207],"bitlines":[127],"is":[128,266],"proposed.":[129],"To":[130,282],"further":[132,227],"reduction,":[135],"compression":[137],"row":[139],"address":[140],"dependent":[141],"layout":[144],"are":[145,160,216,226,324],"employed":[146],"reduce":[148,283],"numbers":[150],"LRS":[152],"bitlines.":[155],"Moreover,":[156],"two":[157,223],"optimization":[158],"techniques":[159],"presented":[161],"mitigate":[163],"energy":[164],"brought":[166],"by":[167,252],"tracking.":[171],"Second,":[172],"XWL,":[175],"novel":[177,262],"table-based":[178],"wear":[179],"leveling":[180],"scheme":[181,314],"crossbars":[184],"stress":[194,205],"crossbars.":[197],"estimating":[199],"tracking":[201],"effective":[203],"rows":[208],"at":[209],"runtime,":[210],"XWL":[211],"chooses":[212],"ones":[214],"stressed":[217],"most":[219],"mitigate.":[221],"Additionally,":[222],"extended":[224],"scenarios":[225],"examined":[228],"issues":[234],"neural":[236,279],"network":[237,280],"accelerators":[238],"well":[240],"3D":[242],"vertical":[243],"(3D-VRAM)":[245],"arrays.":[246],"For":[247],"crossbar-based":[250,275],"accelerators,":[251,276],"exploiting":[253],"wearing":[255],"out":[256],"mechanism":[257],"cell,":[260],"comprehensive":[263],"framework,":[264],"ReNEW,":[265],"proposed":[267],"enhance":[269],"lifetime":[271],"particularly":[277],"training.":[281],"3D-VRAM":[288],"arrays,":[289],"collection":[291],"techniques,":[293],"including":[294],"an":[295],"encoding":[298],"scheme,":[299],"pattern":[302],"estimator":[303],"assessing":[305],"resistance":[307],"distributions,":[308],"time":[312],"reduction":[313],"opportunistically":[316],"reduces":[317],"RESET":[318],"patterns,":[323],"devised.":[325]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2020-12-21T00:00:00"}