{"id":"https://openalex.org/W3097333598","doi":"https://doi.org/10.1109/sces50439.2020.9236747","title":"Study and Analysis of RTL Verification Tool","display_name":"Study and Analysis of RTL Verification Tool","publication_year":2020,"publication_date":"2020-07-10","ids":{"openalex":"https://openalex.org/W3097333598","doi":"https://doi.org/10.1109/sces50439.2020.9236747","mag":"3097333598"},"language":"en","primary_location":{"id":"doi:10.1109/sces50439.2020.9236747","doi":"https://doi.org/10.1109/sces50439.2020.9236747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sces50439.2020.9236747","pdf_url":null,"source":{"id":"https://openalex.org/S4306425458","display_name":"Students Conference on Engineering and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Students Conference on Engineering & Systems (SCES)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032628158","display_name":"Akhilesh Yadav","orcid":"https://orcid.org/0000-0001-9135-7328","observed_orcids":["https://orcid.org/0000-0001-9135-7328"]},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akhilesh Yadav","raw_affiliation_strings":["ECE Deptt., NIT, Kurukshetra"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Deptt., NIT, Kurukshetra","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085100864","display_name":"Poonam Jindal","orcid":"https://orcid.org/0000-0002-3832-0945","observed_orcids":["https://orcid.org/0000-0002-3832-0945"]},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Poonam Jindal","raw_affiliation_strings":["ECE Deptt., NIT, Kurukshetra"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Deptt., NIT, Kurukshetra","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035282183","display_name":"Devaraju Basappa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210123704","display_name":"NXP (Germany)","ror":"https://ror.org/0268h4j55","country_code":"DE","type":"company","lineage":["https://openalex.org/I109147379","https://openalex.org/I4210123704"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Devaraju Basappa","raw_affiliation_strings":["NXP Semiconductor, Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductor, Bangalore","institution_ids":["https://openalex.org/I4210123704"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6559,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.65665773,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6244999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6244999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.13770000636577606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.09350000321865082,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-transfer-level-design","display_name":"register-transfer level design","score":0.7789999842643738},{"id":"https://openalex.org/keywords/rtl-verification","display_name":"RTL verification","score":0.9599999785423279},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.6140000224113464},{"id":"https://openalex.org/keywords/design-debugging","display_name":"design debugging","score":0.4970000088214874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7310881614685059},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7285614013671875},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6747308373451233},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6269428730010986},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.596259593963623},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5889544486999512},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5560591816902161},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.5388512015342712},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.49629002809524536},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4724186956882477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45972082018852234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4325733780860901},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.42530637979507446},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42166951298713684},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.41967421770095825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3824772238731384},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2293359339237213},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2169272005558014},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18973270058631897},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12863004207611084},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08971774578094482},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.07985740900039673},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sces50439.2020.9236747","doi":"https://doi.org/10.1109/sces50439.2020.9236747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sces50439.2020.9236747","pdf_url":null,"source":{"id":"https://openalex.org/S4306425458","display_name":"Students Conference on Engineering and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Students Conference on Engineering & Systems (SCES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1537824340","https://openalex.org/W1594652978","https://openalex.org/W1602612484","https://openalex.org/W2471480982","https://openalex.org/W4214733911","https://openalex.org/W4250081105","https://openalex.org/W4285719527","https://openalex.org/W6720623401"],"related_works":["https://openalex.org/W4405524811","https://openalex.org/W4251869358","https://openalex.org/W2186801624","https://openalex.org/W2290600617","https://openalex.org/W2979660670","https://openalex.org/W2114760630","https://openalex.org/W4415111128","https://openalex.org/W6968047815","https://openalex.org/W1969192714","https://openalex.org/W2066661983"],"abstract_inverted_index":{"According":[0],"to":[1,25,53,68,111,123,137],"Moore's":[2],"Law,":[3],"number":[4],"of":[5,18,45,84,106],"transistors":[6],"on":[7,90],"chip":[8],"doubles":[9],"in":[10,28,116],"every":[11],"next":[12],"two":[13],"years,":[14],"So":[15,22],"the":[16,19,75,91,129],"complexity":[17],"circuit":[20,46],"increases.":[21],"it":[23],"needs":[24],"be":[26],"careful":[27],"designing":[29,36],"and":[30,37,61,73,82,99,114,127,131],"verification.":[31],"Register":[32],"Transfer":[33],"Level":[34],"(RTL)":[35],"its":[38],"verification":[39,51,93,108],"is":[40,52,66,88,109,121,135],"also":[41],"most":[42],"important":[43,67,136],"part":[44],"design.":[47,148],"The":[48],"intent":[49],"behind":[50],"check":[54],"that":[55],"design":[56,76,117,126,139],"meets":[57],"all":[58],"system":[59],"specification":[60],"requirements":[62],"or":[63],"not.":[64],"It":[65,78,120,134],"verify":[69],"RTL":[70,92,101,107,125,147],"before":[71,118,145],"simulation":[72],"synthesis":[74,146],"because":[77],"save":[79],"clock":[80],"cycle":[81],"time":[83],"simulation.":[85],"This":[86,104],"paper":[87],"focused":[89],"tool,":[94],"Such":[95],"as":[96,141,143],"HAL":[97],"linting":[98],"Spyglass":[100],"signoff":[102],"tool.":[103],"type":[105],"used":[110],"find":[112],"bugs":[113],"error":[115],"synthesis.":[119],"easy":[122],"debug":[124],"pinpoint":[128],"problem":[130],"their":[132],"solution.":[133],"identify":[138],"issues":[140],"early":[142],"possible":[144]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2020-11-09T00:00:00"}