{"id":"https://openalex.org/W3090104807","doi":"https://doi.org/10.1109/dts48731.2020.9196102","title":"Design, Optimization and Implementation of a new low phase noise 2.4 GHz differential push-push VCO in a 0.25 \u00b5m BICMOS SiGe:C Technology","display_name":"Design, Optimization and Implementation of a new low phase noise 2.4 GHz differential push-push VCO in a 0.25 \u00b5m BICMOS SiGe:C Technology","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3090104807","doi":"https://doi.org/10.1109/dts48731.2020.9196102","mag":"3090104807"},"language":"en","primary_location":{"id":"doi:10.1109/dts48731.2020.9196102","doi":"https://doi.org/10.1109/dts48731.2020.9196102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dts48731.2020.9196102","pdf_url":null,"source":{"id":"https://openalex.org/S7407087633","display_name":"IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090604831","display_name":"Kaouthar Djemel","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210119561","display_name":"Digital Research Centre of Sfax","ror":"https://ror.org/02s48dm85","country_code":"TN","type":"facility","lineage":["https://openalex.org/I4210119561"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Kaouthar Djemel","raw_affiliation_strings":["Digital Research Centre of Sfax(CRNS), Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Research Centre of Sfax(CRNS), Tunisia","institution_ids":["https://openalex.org/I4210119561"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013607948","display_name":"Rahma Aloulou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210119561","display_name":"Digital Research Centre of Sfax","ror":"https://ror.org/02s48dm85","country_code":"TN","type":"facility","lineage":["https://openalex.org/I4210119561"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Rahma Aloulou","raw_affiliation_strings":["Digital Research Centre of Sfax(CRNS), Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Research Centre of Sfax(CRNS), Tunisia","institution_ids":["https://openalex.org/I4210119561"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025977248","display_name":"David Cordeau","orcid":"https://orcid.org/0000-0001-9613-6057","observed_orcids":["https://orcid.org/0000-0001-9613-6057"]},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I32881790","display_name":"Universit\u00e9 de Poitiers","ror":"https://ror.org/04xhy8q59","country_code":"FR","type":"education","lineage":["https://openalex.org/I32881790"]},{"id":"https://openalex.org/I4210093397","display_name":"XLIM","ror":"https://ror.org/00f7srh09","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I32881790","https://openalex.org/I4210093397","https://openalex.org/I4210095849","https://openalex.org/I65806277"]},{"id":"https://openalex.org/I65806277","display_name":"Universit\u00e9 de Limoges","ror":"https://ror.org/02cp04407","country_code":"FR","type":"education","lineage":["https://openalex.org/I65806277"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Cordeau","raw_affiliation_strings":["University of Poitiers - CNRS-XLIM, UMR 7252, Angoul\u00eame, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Poitiers - CNRS-XLIM, UMR 7252, Angoul\u00eame, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I32881790","https://openalex.org/I4210093397","https://openalex.org/I65806277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086759090","display_name":"Hass\u00e8ne Mnif","orcid":"https://orcid.org/0000-0002-5912-752X","observed_orcids":["https://orcid.org/0000-0002-5912-752X"]},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Hassene Mnif","raw_affiliation_strings":["Research Laboratory on Electronics and Information Technologies, National Engineering School of Sfax (ENIS), University of Sfax, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Laboratory on Electronics and Information Technologies, National Engineering School of Sfax (ENIS), University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112733976","display_name":"Jean-Marie Paillot","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I32881790","display_name":"Universit\u00e9 de Poitiers","ror":"https://ror.org/04xhy8q59","country_code":"FR","type":"education","lineage":["https://openalex.org/I32881790"]},{"id":"https://openalex.org/I4210093397","display_name":"XLIM","ror":"https://ror.org/00f7srh09","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I32881790","https://openalex.org/I4210093397","https://openalex.org/I4210095849","https://openalex.org/I65806277"]},{"id":"https://openalex.org/I65806277","display_name":"Universit\u00e9 de Limoges","ror":"https://ror.org/02cp04407","country_code":"FR","type":"education","lineage":["https://openalex.org/I65806277"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Marie Paillot","raw_affiliation_strings":["University of Poitiers - CNRS-XLIM, UMR 7252, Angoul\u00eame, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Poitiers - CNRS-XLIM, UMR 7252, Angoul\u00eame, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I32881790","https://openalex.org/I4210093397","https://openalex.org/I65806277"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105939361","display_name":"Mourad Loulou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mourad Loulou","raw_affiliation_strings":["Research Laboratory on Electronics and Information Technologies, National Engineering School of Sfax (ENIS), University of Sfax, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Laboratory on Electronics and Information Technologies, National Engineering School of Sfax (ENIS), University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3488,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37593556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.0066999997943639755,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"voltage-controlled oscillator","score":0.8999999761581421},{"id":"https://openalex.org/keywords/low-phase-noise","display_name":"low phase noise","score":0.902999997138977},{"id":"https://openalex.org/keywords/2-4-ghz-band","display_name":"2.4 GHz","score":0.9649999737739563},{"id":"https://openalex.org/keywords/graphical-optimization","display_name":"graphical optimization","score":0.6940000057220459},{"id":"https://openalex.org/keywords/rf-oscillator-design","display_name":"RF oscillator design","score":0.6439999938011169},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.578000009059906}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8857425451278687},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.84815514087677},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.8122484087944031},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6018565893173218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.493706077337265},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4647101163864136},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46297046542167664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46153175830841064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42929011583328247},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34561434388160706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27458077669143677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26902490854263306},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21122023463249207}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dts48731.2020.9196102","doi":"https://doi.org/10.1109/dts48731.2020.9196102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dts48731.2020.9196102","pdf_url":null,"source":{"id":"https://openalex.org/S7407087633","display_name":"IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02995611v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-02995611","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTS 2020 - IEEE International Conference on Design and Test of Integrated Micro and Nano-Systems, Jun 2020, Hammamet, Tunisia","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2089163569","https://openalex.org/W2124115513","https://openalex.org/W2529539639","https://openalex.org/W2536425826","https://openalex.org/W2772471775","https://openalex.org/W2952660404","https://openalex.org/W4234273403","https://openalex.org/W6746741367"],"related_works":["https://openalex.org/W3115935291","https://openalex.org/W2555534730","https://openalex.org/W1529183748","https://openalex.org/W2039657537","https://openalex.org/W2143533605","https://openalex.org/W2116679576","https://openalex.org/W2096399361","https://openalex.org/W2110333646","https://openalex.org/W2105504896","https://openalex.org/W2148112519"],"abstract_inverted_index":{"Design":[0],"and":[1,29],"implementation":[2],"of":[3,24,42,64,79,102],"a":[4,30,76],"differential":[5,44],"push-push":[6,45],"voltage":[7],"controlled":[8],"oscillator":[9,46,74],"(VCO),":[10],"operating":[11],"at":[12,84],"2.4":[13],"GHz,":[14],"is":[15,55,95],"presented":[16],"in":[17,22,57],"this":[18],"paper.":[19],"A":[20],"presentation":[21],"space":[23],"the":[25,38,43,58,72,100,103],"phase":[26,40,77],"noise":[27,41,78],"analysis":[28],"graphical":[31],"optimization":[32],"method":[33],"are":[34],"used":[35],"to":[36],"obtain":[37],"optimum":[39],"with":[47,86,98],"respect":[48],"all":[49],"design":[50],"constraints.":[51],"The":[52,91],"proposed":[53,73],"architecture":[54],"implemented":[56],"0.25":[59],"\u03bcm":[60],"BICMOS":[61],"SiGe:C":[62],"process":[63],"NXP":[65],"Semiconductor.":[66],"For":[67],"only":[68],"power":[69],"dissipation":[70],"100mW,":[71],"generates":[75],"-131.5dBc/Hz":[80],"@1MHz":[81],"frequency":[82],"offset":[83],"2.4GHz":[85],"post":[87],"layout":[88],"simulation":[89],"results.":[90],"core":[92],"chip":[93],"size":[94],"1.6\u00d71.1":[96],"mm2,":[97],"including":[99],"totality":[101],"pads.":[104]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2020-10-08T00:00:00"}