{"id":"https://openalex.org/W3083172004","doi":"https://doi.org/10.1109/mwscas48704.2020.9184630","title":"All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line","display_name":"All-Digital Time Integrator Using Bi-Directional Gated Vernier Delay Line","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3083172004","doi":"https://doi.org/10.1109/mwscas48704.2020.9184630","mag":"3083172004"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas48704.2020.9184630","doi":"https://doi.org/10.1109/mwscas48704.2020.9184630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184630","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"Conference proceedings","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067036763","display_name":"Parth Parekh","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Parth Parekh","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455","observed_orcids":["https://orcid.org/0000-0001-7758-5455"]},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031541759","display_name":"Yushi Zhou","orcid":"https://orcid.org/0000-0002-2019-1436","observed_orcids":["https://orcid.org/0000-0002-2019-1436"]},"institutions":[{"id":"https://openalex.org/I72541430","display_name":"Lakehead University","ror":"https://ror.org/023p7mg82","country_code":"CA","type":"education","lineage":["https://openalex.org/I72541430"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yushi Zhou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Lakehead University, Thunder Bay, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Lakehead University, Thunder Bay, ON, Canada","institution_ids":["https://openalex.org/I72541430"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8593,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.84720243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"81","issue":null,"first_page":"321","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.005799999926239252,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sigma-delta-modulator","display_name":"sigma-delta modulator","score":0.7429999709129333},{"id":"https://openalex.org/keywords/vernier-delay-line","display_name":"Vernier delay line","score":0.7300000190734863},{"id":"https://openalex.org/keywords/cmos-integrated-circuit-design","display_name":"CMOS integrated circuit design","score":0.5889999866485596},{"id":"https://openalex.org/keywords/device-scaling","display_name":"device scaling","score":0.6520000100135803},{"id":"https://openalex.org/keywords/130-nm-cmos","display_name":"130 nm CMOS","score":0.8140000104904175}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9662097692489624},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9123407602310181},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6835294365882874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6188501715660095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5848913788795471},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43158653378486633},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.4285365343093872},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.42559614777565},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.4196128845214844},{"id":"https://openalex.org/C2779308522","wikidata":"https://www.wikidata.org/wiki/Q843958","display_name":"Digitization","level":2,"score":0.4152876138687134},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33662980794906616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2898339629173279},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2622389793395996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2525588274002075},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.21349436044692993},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.19886046648025513},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.09392929077148438},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0938119888305664},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09214332699775696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0901898443698883},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0751408040523529},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas48704.2020.9184630","doi":"https://doi.org/10.1109/mwscas48704.2020.9184630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas48704.2020.9184630","pdf_url":null,"source":{"id":"https://openalex.org/S4210192229","display_name":"Conference proceedings","issn_l":"1548-3746","issn":["1548-3746","1558-3899"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993597884","https://openalex.org/W2094282675","https://openalex.org/W2096434843","https://openalex.org/W2850651093","https://openalex.org/W2902288217","https://openalex.org/W2959661790","https://openalex.org/W2979634977"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2112856903","https://openalex.org/W2395805145","https://openalex.org/W3083172004","https://openalex.org/W2058662352","https://openalex.org/W2020695069","https://openalex.org/W2759627086","https://openalex.org/W2850651093","https://openalex.org/W4239999388"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,29,61],"bi-directional":[4],"gated":[5],"Vernier":[6],"delay":[7],"line":[8],"(BDGVDL)":[9],"all-digital":[10,16],"time":[11,21,51,56],"integrator":[12,22,52,57],"particularly":[13],"suitable":[14],"for":[15],"\u0394\u03a3":[17],"modulators.":[18],"The":[19,44,55],"proposed":[20],"features":[23],"full":[24],"compatibility":[25],"with":[26,73],"technology":[27,68],"scaling,":[28],"high":[30],"resolution,":[31],"rapid":[32],"integration,":[33],"moderate":[34],"power":[35],"consumption":[36],"and":[37,41,46,69,77],"silicon":[38],"area":[39],"requirement,":[40],"built-in":[42],"digitization.":[43],"principle":[45],"design":[47],"considerations":[48],"of":[49],"the":[50],"are":[53,80],"detailed.":[54],"is":[58],"designed":[59],"in":[60],"TSMC":[62],"130":[63],"nm":[64],"1.2":[65],"V":[66],"CMOS":[67],"analyzed":[70],"using":[71,82],"Spectre":[72],"BSIM4":[74],"device":[75],"models":[76],"its":[78],"functionalities":[79],"validated":[81],"simulation":[83],"results.":[84]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2025-10-10T00:00:00"}