{"id":"https://openalex.org/W3045893915","doi":"https://doi.org/10.11591/ijece.v11i1.pp545-557","title":"Optimized architecture for SNOW 3G","display_name":"Optimized architecture for SNOW 3G","publication_year":2020,"publication_date":"2020-09-18","ids":{"openalex":"https://openalex.org/W3045893915","doi":"https://doi.org/10.11591/ijece.v11i1.pp545-557","mag":"3045893915"},"language":"en","primary_location":{"id":"doi:10.11591/ijece.v11i1.pp545-557","doi":"https://doi.org/10.11591/ijece.v11i1.pp545-557","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v11i1.pp545-557","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/22759/14515","source":{"id":"https://openalex.org/S4210235676","display_name":"International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering","issn_l":"2722-256X","issn":["2722-256X","2722-2578"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/22759/14515","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001242523","display_name":"Nagnath B. Hulle","orcid":"https://orcid.org/0000-0003-3917-3243","observed_orcids":["https://orcid.org/0000-0003-3917-3243"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. B. Hulle","raw_affiliation_strings":["G H Raisoni Institute of Engineering and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G H Raisoni Institute of Engineering and Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014196545","display_name":"B. Prathiba","orcid":"https://orcid.org/0000-0002-0960-8819","observed_orcids":["https://orcid.org/0000-0002-0960-8819"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prathiba B.","raw_affiliation_strings":["G H Raisoni Institute of Engineering and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G H Raisoni Institute of Engineering and Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039864387","display_name":"Sarika R. Khope","orcid":"https://orcid.org/0000-0002-5925-3948","observed_orcids":["https://orcid.org/0000-0002-5925-3948"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sarika R. Khope","raw_affiliation_strings":["G H Raisoni Institute of Engineering and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G H Raisoni Institute of Engineering and Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"K. Anuradha","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Anuradha","raw_affiliation_strings":["Gokaraju Rangaraju Institute of Engineering & Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gokaraju Rangaraju Institute of Engineering & Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063140048","display_name":"Yogini Dilip Borole","orcid":"https://orcid.org/0000-0002-8993-0516","observed_orcids":["https://orcid.org/0000-0002-8993-0516"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yogini Borole","raw_affiliation_strings":["G H Raisoni Institute of Engineering and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"G H Raisoni Institute of Engineering and Technology","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064291617","display_name":"D. Kotambkar","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Kotambkar","raw_affiliation_strings":["Shri Ramdeobaba College of Engineering and Management"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shri Ramdeobaba College of Engineering and Management","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2946,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60630518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"11","issue":"1","first_page":"545","last_page":"545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/snow-3g","display_name":"SNOW 3G","score":0.984000027179718},{"id":"https://openalex.org/keywords/stream-ciphers","display_name":"stream ciphers","score":0.8949999809265137},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"hardware architecture","score":0.6669999957084656},{"id":"https://openalex.org/keywords/carry-lookahead-adder","display_name":"carry look-ahead adder","score":0.8309999704360962},{"id":"https://openalex.org/keywords/s-box-design","display_name":"S-box design","score":0.7950000166893005},{"id":"https://openalex.org/keywords/chip-area-reduction","display_name":"chip area reduction","score":0.8299999833106995},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7540000081062317},{"id":"https://openalex.org/keywords/lte","display_name":"LTE","score":0.5239999890327454},{"id":"https://openalex.org/keywords/umts","display_name":"UMTS","score":0.8610000014305115},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5429999828338623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7697150707244873},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5532196164131165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.539649248123169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5196800827980042},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.5059170126914978},{"id":"https://openalex.org/C92950451","wikidata":"https://www.wikidata.org/wiki/Q864718","display_name":"Stream cipher","level":3,"score":0.5030080676078796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4393388032913208},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.433038592338562},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.43190544843673706},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4229549765586853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42136508226394653},{"id":"https://openalex.org/C101618186","wikidata":"https://www.wikidata.org/wiki/Q3633928","display_name":"UMTS frequency bands","level":2,"score":0.4154154658317566},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.31238290667533875},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2726590037345886},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10715484619140625},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.11591/ijece.v11i1.pp545-557","doi":"https://doi.org/10.11591/ijece.v11i1.pp545-557","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v11i1.pp545-557","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/22759/14515","source":{"id":"https://openalex.org/S4210235676","display_name":"International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering","issn_l":"2722-256X","issn":["2722-256X","2722-2578"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:4635973","doi":null,"is_oa":true,"landing_page_url":"https://zenodo.org/record/4635973","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE) 11(1) 545-557","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.11591/ijece.v11i1.pp545-557","doi":"https://doi.org/10.11591/ijece.v11i1.pp545-557","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v11i1.pp545-557","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/22759/14515","source":{"id":"https://openalex.org/S4210235676","display_name":"International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering","issn_l":"2722-256X","issn":["2722-256X","2722-2578"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.651199996471405,"display_name":"Industry, innovation and infrastructure"}],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3045893915.pdf","grobid_xml":"https://content.openalex.org/works/W3045893915.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1488462220","https://openalex.org/W1595791128","https://openalex.org/W1822563368","https://openalex.org/W1985906579","https://openalex.org/W1986387934","https://openalex.org/W2020754854","https://openalex.org/W2034058083","https://openalex.org/W2102148070","https://openalex.org/W2162170903","https://openalex.org/W2167542253","https://openalex.org/W2172632525","https://openalex.org/W2293413462","https://openalex.org/W2525763525","https://openalex.org/W2533959890","https://openalex.org/W2535210186","https://openalex.org/W2582149751","https://openalex.org/W2769556631","https://openalex.org/W2905479236","https://openalex.org/W3028751480","https://openalex.org/W3209250032","https://openalex.org/W4244438044","https://openalex.org/W7034060226"],"related_works":["https://openalex.org/W4387010657","https://openalex.org/W4308275648","https://openalex.org/W3207905314","https://openalex.org/W7100568998","https://openalex.org/W7100525141","https://openalex.org/W4386790360","https://openalex.org/W1985906579","https://openalex.org/W2162170903","https://openalex.org/W7128547048","https://openalex.org/W2102148070"],"abstract_inverted_index":{"SNOW":[0],"3G":[1],"is":[2,20,103],"a":[3,14,32,118],"synchronous,":[4],"word-oriented":[5],"stream":[6],"cipher":[7,43],"used":[8,21],"by":[9,112],"the":[10,72,76,90,106],"3GPP":[11],"standards":[12],"as":[13,22,31],"confidentiality":[15],"and":[16,30,47,124],"integrity":[17],"algorithms.":[18],"It":[19],"first":[23,64],"set":[24,34],"in":[25,35],"long":[26],"term":[27],"evolution":[28],"(LTE)":[29],"second":[33,81],"universal":[36],"mobile":[37],"telecommunications":[38],"system":[39],"(UMTS)":[40],"networks.":[41],"The":[42,55,63,80,93,101,114],"uses":[44,66,83,96],"128-bit":[45],"key":[46],"128":[48],"bit":[49],"IV":[50],"to":[51,70,88],"produce":[52],"32-bit":[53],"ciphertext.":[54],"paper":[56],"presents":[57],"two":[58],"techniques":[59],"for":[60,86,99],"performance":[61],"enhancement.":[62],"technique":[65,82],"novel":[67,84],"CLA":[68],"architecture":[69,85,116],"minimize":[71,89],"propagation":[73],"delay":[74],"of":[75,121,126],"232":[77],"modulo":[78],"adders.":[79],"S-box":[87],"chip":[91],"area.":[92],"presented":[94,115],"work":[95],"VHDL":[97],"language":[98],"coding.":[100],"same":[102],"implemented":[104],"on":[105],"FPGA":[107],"device":[108],"Virtex":[109],"xc5vfx100e":[110],"manufactured":[111],"Xilinx.":[113],"achieved":[117],"maximum":[119],"frequency":[120],"254.9":[122],"MHz":[123],"throughput":[125],"7.2235":[127],"Gbps.":[128]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2020-08-03T00:00:00"}