{"id":"https://openalex.org/W3033262145","doi":"https://doi.org/10.1016/j.procs.2020.04.277","title":"Design and Implementation of Novel Scan Architecture for Test Power Reduction","display_name":"Design and Implementation of Novel Scan Architecture for Test Power Reduction","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3033262145","doi":"https://doi.org/10.1016/j.procs.2020.04.277","mag":"3033262145"},"language":"en","primary_location":{"id":"doi:10.1016/j.procs.2020.04.277","doi":"https://doi.org/10.1016/j.procs.2020.04.277","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2020.04.277","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050920312709/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.sciencedirect.com/science/article/pii/S1877050920312709/pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080993210","display_name":"Harshavardhan Nekar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshavardhan Nekar","raw_affiliation_strings":["Department of Electronics and Communication, KLE Technological University, Hubballi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, KLE Technological University, Hubballi, India","institution_ids":["https://openalex.org/I3132975163"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007372645","display_name":"Saroja V. Siddamal","orcid":"https://orcid.org/0000-0002-9579-9980","observed_orcids":["https://orcid.org/0000-0002-9579-9980"]},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Saroja V. Siddamal","raw_affiliation_strings":["Department of Electronics and Communication, KLE Technological University, Hubballi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, KLE Technological University, Hubballi, India","institution_ids":["https://openalex.org/I3132975163"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5007372645"],"corresponding_institution_ids":["https://openalex.org/I3132975163"],"apc_list":null,"apc_paid":null,"fwci":0.49,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.53314326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":95},"biblio":{"volume":"171","issue":null,"first_page":"2556","last_page":"2562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-architecture","display_name":"scan architecture","score":0.6570000052452087},{"id":"https://openalex.org/keywords/test-power-reduction","display_name":"test power reduction","score":0.9559999704360962},{"id":"https://openalex.org/keywords/dynamic-power-dissipation","display_name":"dynamic power dissipation","score":0.6230000257492065},{"id":"https://openalex.org/keywords/switching-power","display_name":"switching power","score":0.5849999785423279},{"id":"https://openalex.org/keywords/scan-chain","display_name":"scan chain","score":0.6150000095367432},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.6930000185966492},{"id":"https://openalex.org/keywords/area-overhead","display_name":"area overhead","score":0.38100001215934753}],"concepts":[{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.8710705041885376},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6891050338745117},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6522788405418396},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6408114433288574},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6035909652709961},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6004743576049805},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5626034140586853},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4657483994960785},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.44802364706993103},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4257315993309021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33005690574645996},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3094663918018341},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23728567361831665},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16935166716575623},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.14256253838539124},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12022033333778381},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1126183271408081},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08351606130599976},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.079947829246521},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.procs.2020.04.277","doi":"https://doi.org/10.1016/j.procs.2020.04.277","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2020.04.277","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050920312709/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/j.procs.2020.04.277","doi":"https://doi.org/10.1016/j.procs.2020.04.277","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.procs.2020.04.277","pdf_url":"https://www.sciencedirect.com/science/article/pii/S1877050920312709/pdf","source":{"id":"https://openalex.org/S120348307","display_name":"Procedia Computer Science","issn_l":"1877-0509","issn":["1877-0509"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Procedia Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3033262145.pdf","grobid_xml":"https://content.openalex.org/works/W3033262145.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1820769975","https://openalex.org/W1917155881","https://openalex.org/W2001352955","https://openalex.org/W2079150276","https://openalex.org/W2091215114","https://openalex.org/W2125834514","https://openalex.org/W2126641963","https://openalex.org/W2162248293","https://openalex.org/W2560302343","https://openalex.org/W2946493363"],"related_works":["https://openalex.org/W1094546832","https://openalex.org/W4402836050","https://openalex.org/W2159169505","https://openalex.org/W2139234345","https://openalex.org/W2108001965","https://openalex.org/W1552599848","https://openalex.org/W1820769975","https://openalex.org/W2116129521","https://openalex.org/W2066929800","https://openalex.org/W2166211139"],"abstract_inverted_index":{"Power":[0,19],"consumed":[1],"by":[2],"the":[3,15,25,29,39,52,61,66,131,141,145,151],"CUT":[4],"(Circuit":[5],"Under":[6],"Test)":[7],"during":[8],"testing":[9],"is":[10,24,41,46,58,68,86,111,123,133,147],"a":[11,75],"major":[12,26],"concern":[13],"in":[14,32,42,51,60,69,88,107,113,119,125,130,140],"design":[16,77,85,146],"of":[17,28,78,144],"DFT.":[18],"lost":[20],"due":[21],"switching":[22,48,55],"activity":[23],"part":[27],"power":[30,49,56,82,109,121],"dissipated":[31,50],"technology":[33],"node":[34],"higher":[35],"than":[36],"45nm.":[37],"When":[38],"Chip":[40,67],"Functional":[43],"mode":[44,115],"there":[45],"some":[47],"scan-chains.":[53],"Similar":[54],"dissipation":[57,110,122],"observed":[59,112,124,134,148],"logical":[62],"clouds":[63],"also":[64],"when":[65],"test":[70],"mode.":[71,127],"The":[72,84,93],"authors":[73],"propose":[74],"novel":[76],"Scan-Cell":[79],"to":[80],"reduce":[81],"dissipation.":[83],"implemented":[87],"UM":[89],"CMOS":[90],"0.18\u00b5m":[91],"technology.":[92],"simulations":[94],"are":[95],"carried":[96],"for":[97,135],"two":[98],"RC-Corners":[99],"(slow":[100],"max":[101],"and":[102,116],"fast":[103],"min).":[104],"10.80%":[105],"reduction":[106,118],"average":[108,120],"scan":[114],"18.37%":[117],"functional":[126],"40.00%":[128],"increase":[129,139],"area":[132,143],"each":[136],"scan-cell.":[137],"17.3813%":[138],"total":[142],"after":[149],"replacing":[150],"SDFFs":[152],"with":[153],"PSDFF.":[154]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2020-06-12T00:00:00"}