{"id":"https://openalex.org/W3022187258","doi":"https://doi.org/10.1016/b978-155860674-6/50005-8","title":"Sequential Statements","display_name":"Sequential Statements","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W3022187258","doi":"https://doi.org/10.1016/b978-155860674-6/50005-8","mag":"3022187258"},"language":"en","primary_location":{"id":"doi:10.1016/b978-155860674-6/50005-8","doi":"https://doi.org/10.1016/b978-155860674-6/50005-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/b978-155860674-6/50005-8","pdf_url":null,"source":{"id":"https://openalex.org/S4306463230","display_name":"Elsevier eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Designer's Guide to VHDL","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W4243115056","display_name":"The Designer's Guide to VHDL"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065468199","display_name":"Peter J. Ashenden","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405259444","display_name":"Adelaide University","ror":"https://ror.org/028g18b61","country_code":"AU","type":"education","lineage":["https://openalex.org/I4405259444"]},{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I4405259444","https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Peter J. Ashenden","raw_affiliation_strings":["EDA Consultant, Ashenden Designs Pty. Ltd., Australia","Visiting Research Fellow, Adelaide University, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EDA Consultant, Ashenden Designs Pty. Ltd., Australia","institution_ids":[]},{"raw_affiliation_string":"Visiting Research Fellow, Adelaide University, Australia","institution_ids":["https://openalex.org/I4405259444","https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065468199"],"corresponding_institution_ids":["https://openalex.org/I4405259444","https://openalex.org/I5681781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.48579999804496765,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.48579999804496765,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.36959999799728394,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.054999999701976776,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-structures","display_name":"control structures","score":0.7820000052452087},{"id":"https://openalex.org/keywords/timing-constraints","display_name":"timing constraints","score":0.9150000214576721},{"id":"https://openalex.org/keywords/computer-system-modeling","display_name":"computer system modeling","score":0.6430000066757202},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5059999823570251}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.9848982095718384},{"id":"https://openalex.org/C2777026412","wikidata":"https://www.wikidata.org/wiki/Q2684591","display_name":"Statement (logic)","level":2,"score":0.8813892006874084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6966012716293335},{"id":"https://openalex.org/C2776141515","wikidata":"https://www.wikidata.org/wiki/Q1274479","display_name":"Repetition (rhetorical device)","level":2,"score":0.5788083672523499},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5704381465911865},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5641967058181763},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4513770341873169},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.3411405682563782},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1940445601940155},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0547717809677124}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/b978-155860674-6/50005-8","doi":"https://doi.org/10.1016/b978-155860674-6/50005-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/b978-155860674-6/50005-8","pdf_url":null,"source":{"id":"https://openalex.org/S4306463230","display_name":"Elsevier eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Designer's Guide to VHDL","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1628478337","https://openalex.org/W1629073842","https://openalex.org/W4235721265","https://openalex.org/W2021625097","https://openalex.org/W7099186692","https://openalex.org/W124666858","https://openalex.org/W2104665883","https://openalex.org/W2480480130","https://openalex.org/W4246030680","https://openalex.org/W2346145722"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-10-10T09:11:00.788812","created_date":"2020-05-13T00:00:00"}