{"id":"https://openalex.org/W3008230609","doi":"https://doi.org/10.1145/3373087.3375297","title":"Combining Dynamic & Static Scheduling in High-level Synthesis","display_name":"Combining Dynamic & Static Scheduling in High-level Synthesis","publication_year":2020,"publication_date":"2020-02-23","ids":{"openalex":"https://openalex.org/W3008230609","doi":"https://doi.org/10.1145/3373087.3375297","mag":"3008230609"},"language":"en","primary_location":{"id":"doi:10.1145/3373087.3375297","doi":"https://doi.org/10.1145/3373087.3375297","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3373087.3375297","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3373087.3375297","source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3373087.3375297","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060302344","display_name":"Jianyi Cheng","orcid":"https://orcid.org/0000-0003-2791-2555","observed_orcids":["https://orcid.org/0000-0003-2791-2555"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jianyi Cheng","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030147096","display_name":"Lana Josipovi\u0107","orcid":"https://orcid.org/0000-0001-6659-8533","observed_orcids":["https://orcid.org/0000-0001-6659-8533"]},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lana Josipovic","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George Anthony Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X","observed_orcids":["https://orcid.org/0000-0002-0201-310X"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345","observed_orcids":["https://orcid.org/0000-0002-6142-7345"]},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002846450","display_name":"John Wickerson","orcid":"https://orcid.org/0000-0001-6735-5533","observed_orcids":["https://orcid.org/0000-0001-6735-5533"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Wickerson","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5913,"has_fulltext":true,"cited_by_count":60,"citation_normalized_percentile":{"value":0.95853441,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.9470000267028809},{"id":"https://openalex.org/keywords/dynamic-scheduling","display_name":"dynamic scheduling","score":0.8629999756813049},{"id":"https://openalex.org/keywords/static-scheduling","display_name":"static scheduling","score":1.0},{"id":"https://openalex.org/keywords/operation-scheduling","display_name":"operation scheduling","score":0.8299999833106995},{"id":"https://openalex.org/keywords/control-flow","display_name":"control flow","score":0.7200000286102295},{"id":"https://openalex.org/keywords/resource-sharing","display_name":"resource sharing","score":0.9319999814033508},{"id":"https://openalex.org/keywords/hardware-generation","display_name":"hardware generation","score":0.35100001096725464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7756046056747437},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.7667964100837708},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.5929769277572632},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5537796020507812},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.5121221542358398},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.4990355968475342},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4936298131942749},{"id":"https://openalex.org/C32310161","wikidata":"https://www.wikidata.org/wiki/Q666365","display_name":"Earliest deadline first scheduling","level":5,"score":0.48048487305641174},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47699764370918274},{"id":"https://openalex.org/C175893541","wikidata":"https://www.wikidata.org/wiki/Q1196582","display_name":"Round-robin scheduling","level":4,"score":0.47368577122688293},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45422154664993286},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4526982605457306},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.4315497875213623},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3581441044807434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2636259198188782},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14064371585845947},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13262289762496948},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.11517542600631714},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11479035019874573},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.10869848728179932},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3373087.3375297","doi":"https://doi.org/10.1145/3373087.3375297","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3373087.3375297","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3373087.3375297","source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:288784","doi":null,"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/288784","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"conference proceedings"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/75756","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/75756","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM/SIGDA Internation Symposium on Field-Programmable Gate Arrays","raw_type":"Conference Paper"}],"best_oa_location":{"id":"doi:10.1145/3373087.3375297","doi":"https://doi.org/10.1145/3373087.3375297","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3373087.3375297","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3373087.3375297","source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G1223807123","display_name":null,"funder_award_id":"EP/P010040/1, EP/R006865/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2784140359","display_name":"Application Customisation: Enhancing Design Quality and Developer Productivity","funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6480646621","display_name":"Interface reasoning for interacting systems (IRIS).","funder_award_id":"EP/R006865/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G8840470266","display_name":null,"funder_award_id":"R006865/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320005","display_name":"Royal Academy of Engineering","ror":"https://ror.org/0526snb40"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3008230609.pdf","grobid_xml":"https://content.openalex.org/works/W3008230609.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W44516245","https://openalex.org/W1508051931","https://openalex.org/W1521564068","https://openalex.org/W1578265651","https://openalex.org/W1581408681","https://openalex.org/W1926668751","https://openalex.org/W1969603261","https://openalex.org/W1996464317","https://openalex.org/W2018055497","https://openalex.org/W2060569848","https://openalex.org/W2061988908","https://openalex.org/W2097803659","https://openalex.org/W2122078405","https://openalex.org/W2126730305","https://openalex.org/W2133737198","https://openalex.org/W2147088458","https://openalex.org/W2160566592","https://openalex.org/W2171318521","https://openalex.org/W2469322671","https://openalex.org/W2585583922","https://openalex.org/W2760331766","https://openalex.org/W2790678706","https://openalex.org/W2951537853","https://openalex.org/W4239489018","https://openalex.org/W4249235529","https://openalex.org/W4253128333","https://openalex.org/W4393722704","https://openalex.org/W6968760866"],"related_works":["https://openalex.org/W3136950882","https://openalex.org/W6945881280","https://openalex.org/W2790678706","https://openalex.org/W4388214732","https://openalex.org/W4378835952","https://openalex.org/W3216570687","https://openalex.org/W6940365807","https://openalex.org/W4211023745","https://openalex.org/W3133402516","https://openalex.org/W2101836988"],"abstract_inverted_index":{"A":[0],"central":[1],"task":[2],"in":[3,22,44],"high-level":[4],"synthesis":[5],"is":[6,20,26,50],"scheduling:":[7],"the":[8,39,80],"allocation":[9],"of":[10,41],"operations":[11],"to":[12,18,28,64,76],"clock":[13,30,48],"cycles.":[14],"The":[15],"classic":[16],"approach":[17],"scheduling":[19,61,73],"static,":[21],"which":[23,45],"each":[24],"operation":[25],"mapped":[27],"a":[29],"cycle":[31,49],"at":[32,53],"compile-time,":[33],"but":[34],"recent":[35],"years":[36],"have":[37,57],"seen":[38],"emergence":[40],"dynamic":[42,72],"scheduling,":[43],"an":[46],"operation's":[47],"only":[51],"determined":[52],"run-time.":[54],"Both":[55],"approaches":[56],"their":[58],"merits:":[59],"static":[60],"can":[62,74],"lead":[63,75],"simpler":[65],"circuitry":[66],"and":[67],"more":[68],"resource":[69],"sharing,":[70],"while":[71],"faster":[77],"hardware":[78],"when":[79],"computation":[81],"has":[82],"non-trivial":[83],"control":[84],"flow.":[85]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2020-03-06T00:00:00"}