{"id":"https://openalex.org/W3000659258","doi":"https://doi.org/10.1007/978-981-15-0978-0_46","title":"Analysis and Design of Ethernet to HDMI Gateway Using Xilinx Vivado","display_name":"Analysis and Design of Ethernet to HDMI Gateway Using Xilinx Vivado","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3000659258","doi":"https://doi.org/10.1007/978-981-15-0978-0_46","mag":"3000659258"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-15-0978-0_46","doi":"https://doi.org/10.1007/978-981-15-0978-0_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-15-0978-0_46","pdf_url":null,"source":{"id":"https://openalex.org/S4210216571","display_name":"Lecture notes on data engineering and communications technologies","issn_l":"2367-4520","issn":["2367-4520","2367-4512"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes on Data Engineering and Communications Technologies","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W4249118599","display_name":"Advances in Data Science and Management"},"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047326774","display_name":"Ipseeta Nanda","orcid":"https://orcid.org/0000-0002-8003-8900","observed_orcids":["https://orcid.org/0000-0002-8003-8900"]},"institutions":[{"id":"https://openalex.org/I4210123960","display_name":"NIIT University","ror":"https://ror.org/02x35ep52","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210123960"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ipseeta Nanda","raw_affiliation_strings":["NIIT University, Neemrana, Rajasthan, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIIT University, Neemrana, Rajasthan, India","institution_ids":["https://openalex.org/I4210123960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008836105","display_name":"Nibedita Adhikari","orcid":"https://orcid.org/0000-0002-3553-9570","observed_orcids":["https://orcid.org/0000-0002-3553-9570"]},"institutions":[{"id":"https://openalex.org/I4028839","display_name":"Biju Patnaik University of Technology","ror":"https://ror.org/03vqjtg68","country_code":"IN","type":"education","lineage":["https://openalex.org/I4028839"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nibedita Adhikari","raw_affiliation_strings":["Biju Patnaik University of Technology, Chennd, Rourkela, Odisha, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Biju Patnaik University of Technology, Chennd, Rourkela, Odisha, India","institution_ids":["https://openalex.org/I4028839"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047326774"],"corresponding_institution_ids":["https://openalex.org/I4210123960"],"apc_list":null,"apc_paid":null,"fwci":0.3506,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.37860355,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"463","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.8173999786376953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.8173999786376953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.18039999902248383,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hdmi","display_name":"HDMI","score":0.5879999995231628},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.9210000038146973},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.7979999780654907},{"id":"https://openalex.org/keywords/intellectual-property-protection","display_name":"intellectual property protection","score":0.6610000133514404},{"id":"https://openalex.org/keywords/ip-reuse","display_name":"IP reuse","score":0.7289999723434448},{"id":"https://openalex.org/keywords/fpga-design","display_name":"FPGA design","score":0.777999997138977},{"id":"https://openalex.org/keywords/xilinx-vivado","display_name":"Xilinx Vivado","score":0.8019999861717224},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.6990000009536743}],"concepts":[{"id":"https://openalex.org/C2777710495","wikidata":"https://www.wikidata.org/wiki/Q5527195","display_name":"Gateway (web page)","level":2,"score":0.6686074733734131},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.612600564956665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4580395221710205},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4208485186100006},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41147688031196594},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.351692795753479},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.043546319007873535}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-15-0978-0_46","doi":"https://doi.org/10.1007/978-981-15-0978-0_46","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-15-0978-0_46","pdf_url":null,"source":{"id":"https://openalex.org/S4210216571","display_name":"Lecture notes on data engineering and communications technologies","issn_l":"2367-4520","issn":["2367-4520","2367-4512"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes on Data Engineering and Communications Technologies","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.7207000255584717}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1557722440","https://openalex.org/W2097776223","https://openalex.org/W2441681564","https://openalex.org/W2467579796","https://openalex.org/W2552198495","https://openalex.org/W2554005628"],"related_works":["https://openalex.org/W4407044072","https://openalex.org/W7216957039","https://openalex.org/W4235471626","https://openalex.org/W4200577254","https://openalex.org/W6960193150","https://openalex.org/W396083493","https://openalex.org/W2170261893","https://openalex.org/W2538018278","https://openalex.org/W2123968086","https://openalex.org/W2076344345"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2020-01-23T00:00:00"}