{"id":"https://openalex.org/W2998779367","doi":"https://doi.org/10.1109/tcad.2020.2966444","title":"Flicker Noise Formulations in Compact Models","display_name":"Flicker Noise Formulations in Compact Models","publication_year":2020,"publication_date":"2020-01-13","ids":{"openalex":"https://openalex.org/W2998779367","doi":"https://doi.org/10.1109/tcad.2020.2966444","mag":"2998779367"},"language":"en","primary_location":{"id":"doi:10.1109/tcad.2020.2966444","doi":"https://doi.org/10.1109/tcad.2020.2966444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2966444","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000210786","display_name":"Geoffrey J. Coram","orcid":"https://orcid.org/0000-0002-2265-9143","observed_orcids":["https://orcid.org/0000-0002-2265-9143"]},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geoffrey J. Coram","raw_affiliation_strings":["Engineering Enablement, Analog Devices, Inc., Wilmington, USA","Engineering Enablement, Analog Devices, Inc., Wilmington, MA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2265-9143","affiliations":[{"raw_affiliation_string":"Engineering Enablement, Analog Devices, Inc., Wilmington, USA","institution_ids":["https://openalex.org/I117023288"]},{"raw_affiliation_string":"Engineering Enablement, Analog Devices, Inc., Wilmington, MA, USA","institution_ids":["https://openalex.org/I117023288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018185112","display_name":"Colin C. McAndrew","orcid":"https://orcid.org/0000-0002-1901-8169","observed_orcids":["https://orcid.org/0000-0002-1901-8169"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Colin C. McAndrew","raw_affiliation_strings":["Modeling, Characterization, and SPICE Libraries, NXP Semiconductors, Chandler, USA","Modeling, Characterization, and SPICE Libraries, NXP Semiconductors, Chandler, AZ, USA"],"raw_orcid":"https://orcid.org/0000-0002-1901-8169","affiliations":[{"raw_affiliation_string":"Modeling, Characterization, and SPICE Libraries, NXP Semiconductors, Chandler, USA","institution_ids":[]},{"raw_affiliation_string":"Modeling, Characterization, and SPICE Libraries, NXP Semiconductors, Chandler, AZ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071858689","display_name":"Kiran K. Gullapalli","orcid":"https://orcid.org/0000-0002-1967-4879","observed_orcids":["https://orcid.org/0000-0002-1967-4879"]},"institutions":[{"id":"https://openalex.org/I4210140035","display_name":"NXP (United States)","ror":"https://ror.org/054fc6480","country_code":"US","type":"company","lineage":["https://openalex.org/I109147379","https://openalex.org/I4210140035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kiran K. Gullapalli","raw_affiliation_strings":["Design Enablement, Analog and Mixed Signal, NXP Semiconductors, Austin, USA","Design Enablement, Analog and Mixed Signal, NXP Semiconductors, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-1967-4879","affiliations":[{"raw_affiliation_string":"Design Enablement, Analog and Mixed Signal, NXP Semiconductors, Austin, USA","institution_ids":["https://openalex.org/I4210140035"]},{"raw_affiliation_string":"Design Enablement, Analog and Mixed Signal, NXP Semiconductors, Austin, TX, USA","institution_ids":["https://openalex.org/I4210140035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108519418","display_name":"K. Kundert","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kenneth S. Kundert","raw_affiliation_strings":["Designer\u2019s Guide Consulting, San Jose, USA","Designer\u2019s Guide Consulting, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Designer\u2019s Guide Consulting, San Jose, USA","institution_ids":[]},{"raw_affiliation_string":"Designer\u2019s Guide Consulting, San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.3439,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.52294696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":95},"biblio":{"volume":"39","issue":"10","first_page":"2812","last_page":"2821"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7089999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7089999914169312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.06300000101327896,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.062199998646974564,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/1-f-noise","display_name":"1/f noise","score":0.9860000014305115},{"id":"https://openalex.org/keywords/verilog-a","display_name":"Verilog-A","score":0.8740000128746033},{"id":"https://openalex.org/keywords/compact-modeling","display_name":"compact modeling","score":0.7900000214576721},{"id":"https://openalex.org/keywords/modulated-noise","display_name":"modulated noise","score":0.6269999742507935},{"id":"https://openalex.org/keywords/resistor-noise","display_name":"resistor noise","score":0.5580000281333923},{"id":"https://openalex.org/keywords/noise-modeling","display_name":"noise modeling","score":0.4790000021457672}],"concepts":[{"id":"https://openalex.org/C113873419","wikidata":"https://www.wikidata.org/wiki/Q1410810","display_name":"Flicker noise","level":5,"score":0.5486215353012085},{"id":"https://openalex.org/C19743564","wikidata":"https://www.wikidata.org/wiki/Q25378119","display_name":"Flicker","level":2,"score":0.5327990651130676},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5283064842224121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45518654584884644},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.24281564354896545},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18134713172912598},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17423978447914124},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.07573318481445312},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcad.2020.2966444","doi":"https://doi.org/10.1109/tcad.2020.2966444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcad.2020.2966444","pdf_url":null,"source":{"id":"https://openalex.org/S100835903","display_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","issn_l":"0278-0070","issn":["0278-0070","1937-4151"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-a","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W574903211","https://openalex.org/W1483625982","https://openalex.org/W1580024056","https://openalex.org/W1592857728","https://openalex.org/W2101187147","https://openalex.org/W2112955232","https://openalex.org/W2120989880","https://openalex.org/W2144232723","https://openalex.org/W2166535941","https://openalex.org/W2323617690","https://openalex.org/W2406528380","https://openalex.org/W2540677422","https://openalex.org/W2566206439","https://openalex.org/W2892151252"],"related_works":["https://openalex.org/W2593123640","https://openalex.org/W2007674674","https://openalex.org/W2126173141","https://openalex.org/W4288389040","https://openalex.org/W4405260324","https://openalex.org/W4391622635","https://openalex.org/W4225755237","https://openalex.org/W4393145808","https://openalex.org/W1985606365","https://openalex.org/W2166880825"],"abstract_inverted_index":{"This":[0],"article":[1],"shows":[2],"how":[3,15],"to":[4,62],"properly":[5],"define":[6],"modulated":[7],"flicker":[8,20,29,53,93],"noise":[9,21,30,54],"in":[10,31,49,75,98,108],"Verilog-A":[11,52,100,113],"compact":[12,121],"models,":[13,102],"and":[14,24,103],"a":[16,32,38],"simulator":[17],"should":[18,89,105],"handle":[19],"for":[22,70,92,120],"periodic":[23],"transient":[25],"analyses.":[26],"By":[27],"considering":[28],"simple":[33],"linear":[34],"resistor":[35,64,77],"driven":[36],"by":[37],"sinusoidal":[39],"source,":[40],"we":[41],"demonstrate":[42],"that":[43,126],"the":[44,59,63,76,96,115,130],"absolute":[45],"value":[46],"formulation":[47,97],"used":[48,107],"most":[50],"existing":[51,99],"models":[55],"is":[56,114,124],"incorrect":[57],"when":[58],"bias":[60],"applied":[61],"changes":[65],"sign.":[66],"Our":[67],"new":[68,110],"method":[69],"definition":[71],"overcomes":[72],"this":[73],"problem,":[74],"as":[78,80],"well":[79],"more":[81],"sophisticated":[82],"devices.":[83],"The":[84],"generalization":[85],"of":[86],"our":[87],"approach":[88],"be":[90,106],"adopted":[91],"noise,":[94],"replacing":[95],"device":[101],"it":[104,123],"all":[109],"models.":[111],"Since":[112],"de":[116],"facto":[117],"standard":[118],"language":[119],"modeling,":[122],"critical":[125],"model":[127],"developers":[128],"use":[129],"correct":[131],"formulation.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2020-01-23T00:00:00"}