{"id":"https://openalex.org/W2998437992","doi":"https://doi.org/10.1109/ted.2019.2956890","title":"CMOS-Like Logic Circuits With Unipolar Thin-Film Transistors on Flexible Substrate","display_name":"CMOS-Like Logic Circuits With Unipolar Thin-Film Transistors on Flexible Substrate","publication_year":2019,"publication_date":"2019-12-25","ids":{"openalex":"https://openalex.org/W2998437992","doi":"https://doi.org/10.1109/ted.2019.2956890","mag":"2998437992"},"language":"en","primary_location":{"id":"doi:10.1109/ted.2019.2956890","doi":"https://doi.org/10.1109/ted.2019.2956890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2019.2956890","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"},"parent_works":[],"lineage":["https://openalex.org/W2998437992"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100403999","display_name":"Qing Li","orcid":"https://orcid.org/0000-0001-5476-0783","observed_orcids":["https://orcid.org/0000-0001-5476-0783"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Qing Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"raw_orcid":"https://orcid.org/0000-0001-5476-0783","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057184115","display_name":"Czang-Ho Lee","orcid":"https://orcid.org/0000-0002-4424-0773","observed_orcids":["https://orcid.org/0000-0002-4424-0773"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Czang-Ho Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4424-0773","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087349150","display_name":"Mohsen Asad","orcid":"https://orcid.org/0000-0002-1920-9328","observed_orcids":["https://orcid.org/0000-0002-1920-9328"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohsen Asad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","Waterloo Institute for Nanotechnology (WIN), University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Institute for Nanotechnology (WIN), University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023269631","display_name":"William S. Wong","orcid":"https://orcid.org/0000-0001-7543-9761","observed_orcids":["https://orcid.org/0000-0001-7543-9761"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"William S. Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","Waterloo Institute for Nanotechnology (WIN), University of Waterloo, Waterloo, Canada"],"raw_orcid":"https://orcid.org/0000-0001-7543-9761","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Waterloo Institute for Nanotechnology (WIN), University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828","observed_orcids":["https://orcid.org/0000-0002-8256-9828"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.542,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.60681714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":96},"biblio":{"volume":"67","issue":"2","first_page":"512","last_page":"517"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.7099999785423279,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.7099999785423279,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.07999999821186066,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04360000044107437,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/n-type-tft","display_name":"n-type TFT","score":0.7419999837875366},{"id":"https://openalex.org/keywords/flexible-electronics","display_name":"flexible electronics","score":0.7200000286102295},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.9539999961853027},{"id":"https://openalex.org/keywords/decoder","display_name":"decoder","score":0.5429999828338623},{"id":"https://openalex.org/keywords/output-voltage-swing","display_name":"output swing","score":0.875},{"id":"https://openalex.org/keywords/mechanical-strain","display_name":"mechanical strain","score":0.8849999904632568},{"id":"https://openalex.org/keywords/bending","display_name":"bending","score":0.6029999852180481}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7641445994377136},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7006428241729736},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6947132349014282},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.687010645866394},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6441588401794434},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6258997917175293},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5993630886077881},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5557010769844055},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5272720456123352},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5066395401954651},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.50395268201828},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5017843246459961},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49738386273384094},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4369131922721863},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43282997608184814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3277452290058136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27767324447631836},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2282145917415619},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1251211166381836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ted.2019.2956890","doi":"https://doi.org/10.1109/ted.2019.2956890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2019.2956890","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G8668941450","display_name":null,"funder_award_id":"516248-2017","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1984607364","https://openalex.org/W2010909667","https://openalex.org/W2020729240","https://openalex.org/W2033957018","https://openalex.org/W2041624605","https://openalex.org/W2042576343","https://openalex.org/W2052501474","https://openalex.org/W2061746260","https://openalex.org/W2062719535","https://openalex.org/W2075626538","https://openalex.org/W2076155408","https://openalex.org/W2093882228","https://openalex.org/W2124447495","https://openalex.org/W2131091902","https://openalex.org/W2158618164","https://openalex.org/W2166257584","https://openalex.org/W2523799647","https://openalex.org/W2592328268","https://openalex.org/W2605222172","https://openalex.org/W2619602080","https://openalex.org/W2780756707","https://openalex.org/W2858794104","https://openalex.org/W2902191839","https://openalex.org/W2908404790","https://openalex.org/W2914781847","https://openalex.org/W2921305690"],"related_works":["https://openalex.org/W3088696068","https://openalex.org/W4406011975","https://openalex.org/W4416798008","https://openalex.org/W4409762260","https://openalex.org/W2416832031","https://openalex.org/W4406265084","https://openalex.org/W7125945727","https://openalex.org/W2345516484","https://openalex.org/W2036068236","https://openalex.org/W2994724550"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"the":[3,66,81,98],"feasibility":[4],"of":[5,48,64,68,100],"CMOS-like":[6],"logic":[7,102],"circuits":[8],"has":[9],"been":[10],"demonstrated":[11],"on":[12],"a":[13,21,69,85],"flexible":[14],"substrate":[15],"with":[16,73],"only":[17],"n-type":[18],"TFTs.":[19],"Here,":[20],"1-to-2":[22],"decoder":[23,61,82],"was":[24],"realized":[25],"by":[26],"bootstrapped":[27,101],"inverters":[28],"and":[29,34,42],"NAND":[30],"gates.":[31],"Theoretical":[32],"analysis":[33],"simulation":[35],"results":[36,78],"show":[37,79],"low":[38],"static":[39],"leakage":[40],"current":[41],"full":[43],"output-swing":[44],"features.":[45],"The":[46,60],"effect":[47],"applied":[49],"mechanical":[50],"strain":[51],"that":[52,80],"causes":[53],"circuit":[54],"performance":[55],"variations":[56],"is":[57,62],"also":[58],"presented.":[59],"capable":[63],"driving":[65],"rows":[67],"Quarter-VGA":[70],"display":[71],"panel":[72],"60-Hz":[74],"refresh":[75],"rate.":[76],"Experimental":[77],"can":[83],"perform":[84],"continuous":[86],"48-h":[87],"crosstalk-free":[88],"operation":[89],"under":[90],"tensile":[91],"or":[92],"compressive":[93],"bending":[94],"situations,":[95],"thus":[96],"proving":[97],"effectiveness":[99],"gates":[103],"in":[104],"forming":[105],"complex":[106],"multistage":[107],"digital":[108],"circuits.":[109]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2020-01-10T00:00:00"}