{"id":"https://openalex.org/W2995673199","doi":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","title":"High functionality reversible arithmetic logic unit","display_name":"High functionality reversible arithmetic logic unit","publication_year":2020,"publication_date":"2020-03-08","ids":{"openalex":"https://openalex.org/W2995673199","doi":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","mag":"2995673199"},"language":"en","primary_location":{"id":"doi:10.11591/ijece.v10i3.pp2329-2335","doi":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/20402/13772","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/20402/13772","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027959030","display_name":"Shaveta Thakral","orcid":"https://orcid.org/0000-0002-1274-0669","observed_orcids":["https://orcid.org/0000-0002-1274-0669"]},"institutions":[{"id":"https://openalex.org/I55016150","display_name":"Manav Rachna International Institute of Research and Studies","ror":"https://ror.org/02kf4r633","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405253735","https://openalex.org/I55016150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shaveta Thakral","raw_affiliation_strings":["Manav Rachna International Institute of Research and Studies"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manav Rachna International Institute of Research and Studies","institution_ids":["https://openalex.org/I55016150"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083125596","display_name":"Dipali Bansal","orcid":"https://orcid.org/0000-0001-5519-4517","observed_orcids":["https://orcid.org/0000-0001-5519-4517"]},"institutions":[{"id":"https://openalex.org/I55016150","display_name":"Manav Rachna International Institute of Research and Studies","ror":"https://ror.org/02kf4r633","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405253735","https://openalex.org/I55016150"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipali Bansal","raw_affiliation_strings":["Manav Rachna International Institute of Research and Studies"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manav Rachna International Institute of Research and Studies","institution_ids":["https://openalex.org/I55016150"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55016150"],"apc_list":null,"apc_paid":null,"fwci":0.373,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58109009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":"10","issue":"3","first_page":"2329","last_page":"2329"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11803","display_name":"Superconducting and THz Device Technology","score":0.0,"subfield":{"id":"https://openalex.org/subfields/3103","display_name":"Astronomy and Astrophysics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reversible-logic","display_name":"reversible logic","score":0.9160000085830688},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.9760000109672546},{"id":"https://openalex.org/keywords/quantum-cost","display_name":"quantum cost","score":0.7179999947547913},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.6819999814033508},{"id":"https://openalex.org/keywords/low-power-digital-circuits","display_name":"low-power digital circuits","score":0.6499999761581421},{"id":"https://openalex.org/keywords/gate-count-reduction","display_name":"gate count reduction","score":0.5879999995231628},{"id":"https://openalex.org/keywords/verilog-hdl-design","display_name":"Verilog HDL design","score":0.5659999847412109}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.745927095413208},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6711033582687378},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5819523930549622},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5661330819129944},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5368640422821045},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.530863344669342},{"id":"https://openalex.org/C20274610","wikidata":"https://www.wikidata.org/wiki/Q185410","display_name":"Reversible computing","level":4,"score":0.4965108036994934},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4948074221611023},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4922162592411041},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.48727571964263916},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4625984728336334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4246426522731781},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4184759557247162},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3496895432472229},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.3096294403076172},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22604900598526},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.21839037537574768},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2100224792957306},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.17862749099731445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12818127870559692},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11005464196205139},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08965712785720825},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.11591/ijece.v10i3.pp2329-2335","doi":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/20402/13772","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:4105148","doi":null,"is_oa":true,"landing_page_url":"https://zenodo.org/record/4105148","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE) 10(3) 2329-2335","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.11591/ijece.v10i3.pp2329-2335","doi":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","is_oa":true,"landing_page_url":"https://doi.org/10.11591/ijece.v10i3.pp2329-2335","pdf_url":"http://ijece.iaescore.com/index.php/IJECE/article/download/20402/13772","source":{"id":"https://openalex.org/S2764532672","display_name":"International Journal of Electrical and Computer Engineering (IJECE)","issn_l":"2088-8708","issn":["2088-8708"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electrical and Computer Engineering (IJECE)","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2995673199.pdf","grobid_xml":"https://content.openalex.org/works/W2995673199.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1997428507","https://openalex.org/W2002540757","https://openalex.org/W2025731756","https://openalex.org/W2066652112","https://openalex.org/W2068967633","https://openalex.org/W2079891310","https://openalex.org/W2105259569","https://openalex.org/W2112701087","https://openalex.org/W2121139045","https://openalex.org/W2159848982","https://openalex.org/W2336489183","https://openalex.org/W2341653141","https://openalex.org/W2361702766","https://openalex.org/W2519343491","https://openalex.org/W2524779379","https://openalex.org/W2605781386","https://openalex.org/W2785082548","https://openalex.org/W2917172972","https://openalex.org/W2946429085","https://openalex.org/W2985329471","https://openalex.org/W2999916279","https://openalex.org/W3140964507","https://openalex.org/W4232857529","https://openalex.org/W4233798822"],"related_works":["https://openalex.org/W3012369799","https://openalex.org/W2618728455","https://openalex.org/W2524779379","https://openalex.org/W1276671512","https://openalex.org/W7098195135","https://openalex.org/W2754210443","https://openalex.org/W2182128127","https://openalex.org/W2039421692","https://openalex.org/W4385200544","https://openalex.org/W2605781386"],"abstract_inverted_index":{"Energy":[0],"loss":[1],"is":[2,61,74,100,158],"a":[3,32,62,103],"big":[4],"challenge":[5],"in":[6,19,85,114,128,133,138,144,151,160],"digital":[7],"logic":[8,47,58,73,82],"design":[9,105,157,173],"primarily":[10],"due":[11],"to":[12,101,181],"impending":[13],"end":[14],"of":[15,31,50,65,97,106,112,185],"Moore\u2019s":[16],"Law.":[17],"Increase":[18],"power":[20,51],"dissipation":[21],"not":[22],"only":[23],"affects":[24],"portability":[25],"but":[26,87],"also":[27],"overall":[28],"life":[29],"span":[30],"device.":[33],"Many":[34],"applications":[35],"cannot":[36],"afford":[37],"this":[38,98],"loss.":[39],"Therefore,":[40],"future":[41],"computing":[42],"will":[43],"rely":[44],"on":[45],"reversible":[46,72,81,107],"for":[48],"implementation":[49],"efficient":[52],"and":[53,57,68,109,125,147,164],"compact":[54],"circuits.":[55],"Arithmetic":[56],"unit":[59],"(ALU)":[60],"fundamental":[63],"component":[64],"all":[66],"processors":[67],"designing":[69],"it":[70],"with":[71,122,130],"tedious.":[75],"The":[76,94,154],"various":[77],"ALU":[78,108,121,156],"designs":[79,124],"using":[80,166],"gates":[83],"exist":[84],"literature":[86],"operations":[88,113],"performed":[89],"by":[90],"them":[91],"are":[92],"limited.":[93],"main":[95],"aim":[96],"paper":[99,117],"propose":[102],"new":[104],"enhance":[110],"number":[111],"it.":[115],"This":[116],"critically":[118],"analyzes":[119],"proposed":[120,155,186],"existing":[123],"demonstrates":[126],"increase":[127],"functionality":[129],"56%":[131],"reduction":[132,137,143,150],"gates,":[134],"17":[135],"%":[136,142,149],"garbage":[139],"lines,":[140],"92":[141],"ancillary":[145],"lines":[146],"53":[148],"quantum":[152,183],"cost.":[153],"coded":[159],"Verilog":[161],"HDL,":[162],"synthesized":[163],"simulated":[165],"EDA":[167],"(Electronic":[168],"Design":[169],"Automation)":[170],"tool-Xilinx":[171],"ISE":[172],"suit":[174],"14.2.":[175],"RCViewer+":[176],"tool":[177],"has":[178],"been":[179],"used":[180],"validate":[182],"cost":[184],"design.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2019-12-26T00:00:00"}