{"id":"https://openalex.org/W2991997315","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920302","title":"Implementation of DES Algorithm in New Non-Synchronous Architecture Aiming DPA Robustness","display_name":"Implementation of DES Algorithm in New Non-Synchronous Architecture Aiming DPA Robustness","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W2991997315","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920302","mag":"2991997315"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2019.8920302","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920302","pdf_url":null,"source":{"id":"https://openalex.org/S4306418859","display_name":"IFIP/IEEE International Conference on Very Large Scale Integration","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100734181","display_name":"Diego Augusto Santos Silva","orcid":"https://orcid.org/0000-0002-0489-7906","observed_orcids":["https://orcid.org/0000-0002-0489-7906"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Diego A. Silva","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036872409","display_name":"Orlando Verducci Junior","orcid":"https://orcid.org/0000-0002-8620-8149","observed_orcids":["https://orcid.org/0000-0002-8620-8149"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Orlando Verducci","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009078527","display_name":"Duarte L. Oliveira","orcid":"https://orcid.org/0000-0002-9704-6616","observed_orcids":["https://orcid.org/0000-0002-9704-6616"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Duarte L. Oliveira","raw_affiliation_strings":["Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Division, Technological Institute of Aeronautics - IEEA - ITA, S\u00e3o Jos\u00e9 dos Campos, S\u00e3o Paulo, Brazil","institution_ids":["https://openalex.org/I107428990"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107428990"],"apc_list":null,"apc_paid":null,"fwci":0.2439,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.4938706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"228","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-encryption-standard","display_name":"Data Encryption Standard","score":0.972000002861023},{"id":"https://openalex.org/keywords/des","display_name":"DES","score":0.5090000033378601},{"id":"https://openalex.org/keywords/differential-power-analysis","display_name":"differential power analysis","score":0.8970000147819519},{"id":"https://openalex.org/keywords/side-channel-countermeasures","display_name":"side-channel countermeasures","score":0.8080000281333923},{"id":"https://openalex.org/keywords/pipelined-hardware-architecture","display_name":"pipelined hardware architecture","score":0.8769999742507935},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.9599999785423279},{"id":"https://openalex.org/keywords/cryptographic-hardware-security","display_name":"cryptographic hardware security","score":0.5149999856948853}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8195191621780396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7749927043914795},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7437171936035156},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6145492196083069},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.604823648929596},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.5673297047615051},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5364450216293335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5086032152175903},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4770228862762451},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38764122128486633},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33341294527053833},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.32207605242729187},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07175526022911072},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2019.8920302","doi":"https://doi.org/10.1109/vlsi-soc.2019.8920302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2019.8920302","pdf_url":null,"source":{"id":"https://openalex.org/S4306418859","display_name":"IFIP/IEEE International Conference on Very Large Scale Integration","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1577323490","https://openalex.org/W1980009100","https://openalex.org/W2154909745","https://openalex.org/W2758853902","https://openalex.org/W4210694990","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W3091337013","https://openalex.org/W2038081242","https://openalex.org/W3093771460","https://openalex.org/W2167865755","https://openalex.org/W2239995098","https://openalex.org/W2156466601","https://openalex.org/W1968386915","https://openalex.org/W2099724084","https://openalex.org/W2393246814","https://openalex.org/W3176228625"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"pipelined":[4],"architecture":[5,32],"of":[6,56,64,70,78],"the":[7,36,54,62,71,76,79],"Data":[8],"Encryption":[9],"Standard":[10],"(DES)":[11],"Algorithm":[12],"robust":[13],"to":[14,83],"Differential":[15],"Power":[16],"Analysis":[17],"(DPA)":[18],"based":[19],"on":[20],"globally":[21],"asynchronous":[22],"locally":[23],"synchronous":[24],"(GALS)":[25],"project":[26],"methodology":[27],"using":[28],"random":[29],"clocks.":[30],"The":[31,67],"was":[33],"prototyped":[34],"in":[35,61],"Intel":[37],"Altera\u00a9":[38],"FPGA":[39],"Cyclone":[40],"IV":[41],"and":[42],"EP4CE115F29C7":[43],"device":[44],"is":[45,51,73],"used":[46],"as":[47],"target":[48],"technology.":[49],"Robustness":[50],"achieved":[52],"at":[53],"cost":[55],"only":[57],"6.25%":[58],"average":[59],"increasing":[60],"use":[63],"logic":[65],"elements.":[66],"DPA":[68],"robustness":[69],"proposal":[72],"analyzed":[74],"through":[75],"statistics":[77],"processing":[80],"time":[81],"along":[82],"50000":[84],"encryptions.":[85]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2019-12-13T00:00:00"}