{"id":"https://openalex.org/W2985030833","doi":"https://doi.org/10.1109/fpl.2019.00062","title":"Hybrid Dot-Product Calculation for Convolutional Neural Networks in FPGA","display_name":"Hybrid Dot-Product Calculation for Convolutional Neural Networks in FPGA","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2985030833","doi":"https://doi.org/10.1109/fpl.2019.00062","mag":"2985030833"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2019.00062","doi":"https://doi.org/10.1109/fpl.2019.00062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2019.00062","pdf_url":null,"source":{"id":"https://openalex.org/S7407085929","display_name":"International Conference on Field Programmable Logic and Applications (FPL)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W2985030833"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003178960","display_name":"M\u00e1rio Pereira V\u00e9stias","orcid":"https://orcid.org/0000-0001-8556-4507","observed_orcids":["https://orcid.org/0000-0001-8556-4507"]},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Mario P. Vestias","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079441335","display_name":"Rui Policarpo Duarte","orcid":"https://orcid.org/0000-0002-7060-4745","observed_orcids":["https://orcid.org/0000-0002-7060-4745"]},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui Policarpo Duarte","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043958334","display_name":"Jos\u00e9 T. de Sousa","orcid":"https://orcid.org/0000-0001-7525-7546","observed_orcids":["https://orcid.org/0000-0001-7525-7546"]},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose T. de Sousa","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322","observed_orcids":["https://orcid.org/0000-0002-3621-8322"]},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Horacio Neto","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":0.4831,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71117787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.8895999789237976,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.8895999789237976,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07590000331401825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.007600000128149986,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolutional-neural-networks","display_name":"convolutional neural networks","score":0.9419999718666077},{"id":"https://openalex.org/keywords/dot-product-computation","display_name":"dot product computation","score":0.7239999771118164},{"id":"https://openalex.org/keywords/hybrid-quantization","display_name":"hybrid quantization","score":0.9610000252723694},{"id":"https://openalex.org/keywords/fpga-acceleration","display_name":"FPGA acceleration","score":0.7509999871253967},{"id":"https://openalex.org/keywords/edge-computing","display_name":"edge computing","score":0.5619999766349792},{"id":"https://openalex.org/keywords/zynq-7020","display_name":"Zynq-7020","score":0.796999990940094},{"id":"https://openalex.org/keywords/hardware-module-design","display_name":"hardware module design","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7940691709518433},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.780078649520874},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7670652866363525},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.7402618527412415},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7314279675483704},{"id":"https://openalex.org/C32900221","wikidata":"https://www.wikidata.org/wiki/Q181365","display_name":"Dot product","level":2,"score":0.711016833782196},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.43261247873306274},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4283263385295868},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.404060035943985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3724925220012665},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.364951491355896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35368889570236206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2999710440635681},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20101326704025269},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.08829531073570251},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07843264937400818},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2019.00062","doi":"https://doi.org/10.1109/fpl.2019.00062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2019.00062","pdf_url":null,"source":{"id":"https://openalex.org/S7407085929","display_name":"International Conference on Field Programmable Logic and Applications (FPL)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.ipl.pt:10400.21/10716","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/10400.21/10716","pdf_url":null,"source":{"id":"https://openalex.org/S4306402433","display_name":"Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference object"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2117539524","https://openalex.org/W2119112357","https://openalex.org/W2257979135","https://openalex.org/W2276486856","https://openalex.org/W2294282016","https://openalex.org/W2337344472","https://openalex.org/W2404540148","https://openalex.org/W2513568085","https://openalex.org/W2521740029","https://openalex.org/W2523838129","https://openalex.org/W2585560244","https://openalex.org/W2616014673","https://openalex.org/W2737762472","https://openalex.org/W2810861508","https://openalex.org/W2887782013","https://openalex.org/W2897800076","https://openalex.org/W2964161785"],"related_works":["https://openalex.org/W3034939442","https://openalex.org/W4283801046","https://openalex.org/W2931006256","https://openalex.org/W4399382416","https://openalex.org/W3003537648","https://openalex.org/W4295127407","https://openalex.org/W4294170315","https://openalex.org/W2786216825","https://openalex.org/W4387623777","https://openalex.org/W4396532408"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Networks":[2],"(CNN)":[3],"are":[4,152],"quite":[5],"useful":[6],"in":[7,18,86,89,119,140,148],"edge":[8],"devices":[9,20],"for":[10],"security,":[11],"surveillance,":[12],"and":[13,32,49,63,72,142,150],"many":[14],"others.":[15],"Running":[16],"CNNs":[17,108,118],"embedded":[19],"is":[21,38,78,84],"a":[22,100],"design":[23],"challenge":[24],"since":[25],"these":[26],"models":[27],"require":[28],"high":[29],"computing":[30,48],"power":[31],"large":[33],"memory":[34,50],"storage.":[35],"Data":[36],"quantization":[37,83],"an":[39],"optimization":[40],"technique":[41],"applied":[42],"to":[43,45,60,104],"CNN":[44],"reduce":[46],"the":[47,55,68,74,115,124,155],"requirements.":[51],"The":[52,76,112],"method":[53,77],"reduces":[54,67],"number":[56],"of":[57,70,73,107,117,129],"bits":[58],"used":[59],"represent":[61],"weights":[62],"activations,":[64],"which":[65,87],"consequently":[66],"size":[69],"operands":[71],"memory.":[75],"more":[79],"effective":[80],"if":[81],"hybrid":[82,110],"considered":[85],"data":[88,134],"different":[90,94,130,133],"layers":[91,131],"may":[92],"have":[93],"bit":[95],"widths.":[96],"This":[97],"article":[98],"proposes":[99],"new":[101,156],"hardware":[102],"module":[103,113,126],"calculate":[105],"dot-products":[106,128],"with":[109,132,144,154],"quantization.":[111],"improves":[114],"implementation":[116,138],"low":[120],"density":[121],"FPGAs,":[122],"where":[123],"same":[125],"runs":[127],"quantizations.":[135],"We":[136],"show":[137],"results":[139],"ZYNQ7020":[141],"compare":[143],"state-of-the-art":[145],"works.":[146],"Improvements":[147],"area":[149],"performance":[151],"achieved":[153],"proposed":[157],"module.":[158]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2019-11-22T00:00:00"}