{"id":"https://openalex.org/W2969321663","doi":"https://doi.org/10.1109/ted.2019.2934191","title":"Bi-Directional Junctionless Transistor for Logic and Memory Applications","display_name":"Bi-Directional Junctionless Transistor for Logic and Memory Applications","publication_year":2019,"publication_date":"2019-08-23","ids":{"openalex":"https://openalex.org/W2969321663","doi":"https://doi.org/10.1109/ted.2019.2934191","mag":"2969321663"},"language":"en","primary_location":{"id":"doi:10.1109/ted.2019.2934191","doi":"https://doi.org/10.1109/ted.2019.2934191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2019.2934191","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016031007","display_name":"Manish Gupta","orcid":"https://orcid.org/0000-0002-9702-0133","observed_orcids":["https://orcid.org/0000-0002-9702-0133"]},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Gupta","raw_affiliation_strings":["Low Power Nanoelectronics Research Group, IIT Indore, Indore, India"],"raw_orcid":"https://orcid.org/0000-0002-9702-0133","affiliations":[{"raw_affiliation_string":"Low Power Nanoelectronics Research Group, IIT Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083705105","display_name":"Abhinav Kranti","orcid":"https://orcid.org/0000-0003-1760-3409","observed_orcids":["https://orcid.org/0000-0003-1760-3409"]},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhinav Kranti","raw_affiliation_strings":["Low Power Nanoelectronics Research Group, IIT Indore, Indore, India"],"raw_orcid":"https://orcid.org/0000-0003-1760-3409","affiliations":[{"raw_affiliation_string":"Low Power Nanoelectronics Research Group, IIT Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I64295750"],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.2641,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.52215774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"66","issue":"10","first_page":"4446","last_page":"4452"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.017500000074505806,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/junctionless-transistors","display_name":"junctionless transistors","score":0.8539999723434448},{"id":"https://openalex.org/keywords/inverter","display_name":"inverter","score":0.8069999814033508},{"id":"https://openalex.org/keywords/xor-logic","display_name":"XOR logic","score":0.9570000171661377},{"id":"https://openalex.org/keywords/hysteresis","display_name":"hysteresis","score":0.9670000076293945},{"id":"https://openalex.org/keywords/memory-devices","display_name":"memory devices","score":0.5580000281333923},{"id":"https://openalex.org/keywords/logic-devices","display_name":"logic devices","score":0.43299999833106995}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6486215591430664},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5553671717643738},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49587687849998474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47841769456863403},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4429951012134552},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4321722090244293},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.42775291204452515},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.41739484667778015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21031439304351807},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10439088940620422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ted.2019.2934191","doi":"https://doi.org/10.1109/ted.2019.2934191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2019.2934191","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G668230512","display_name":null,"funder_award_id":"4015/NET-June 2013","funder_id":"https://openalex.org/F4320320767","funder_display_name":"University Grants Commission"}],"funders":[{"id":"https://openalex.org/F4320320767","display_name":"University Grants Commission","ror":"https://ror.org/04p800546"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W376147161","https://openalex.org/W1518236483","https://openalex.org/W1587386427","https://openalex.org/W1977426672","https://openalex.org/W1988990864","https://openalex.org/W1999791273","https://openalex.org/W2000852356","https://openalex.org/W2018740733","https://openalex.org/W2021806691","https://openalex.org/W2033591438","https://openalex.org/W2036282048","https://openalex.org/W2051721756","https://openalex.org/W2064499835","https://openalex.org/W2080299592","https://openalex.org/W2088115909","https://openalex.org/W2092291904","https://openalex.org/W2101013596","https://openalex.org/W2119378720","https://openalex.org/W2130607063","https://openalex.org/W2140505219","https://openalex.org/W2162494392","https://openalex.org/W2312503676","https://openalex.org/W2342993627","https://openalex.org/W2346682451","https://openalex.org/W2505166994","https://openalex.org/W2563335932","https://openalex.org/W2571216142","https://openalex.org/W2587346508","https://openalex.org/W2601307999","https://openalex.org/W2610297192","https://openalex.org/W2733532115","https://openalex.org/W2741212516","https://openalex.org/W2777955167","https://openalex.org/W2799444887","https://openalex.org/W2912890239","https://openalex.org/W4244114403"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2886135960","https://openalex.org/W2580743037","https://openalex.org/W2151687972","https://openalex.org/W2168217865","https://openalex.org/W1522300962"],"abstract_inverted_index":{"This":[0],"article":[1],"reports":[2],"on":[3,24],"logic":[4,50,96],"and":[5,48,67,90,97],"memory":[6,98],"functionality":[7,109],"of":[8,41,62,80,114],"vertically":[9,101],"stacked":[10,102],"bidirectional":[11],"junctionless":[12],"(BiJL)":[13],"transistor,":[14],"which":[15],"can":[16,30,51,70],"be":[17,31,53,71],"operated":[18],"as":[19],"nMOS":[20],"or":[21,77],"pMOS":[22],"depending":[23],"the":[25,78,81,107],"biases":[26],"applied.":[27],"An":[28],"inverter":[29],"realized":[32,54],"with":[33,100,110],"a":[34,39,56,111],"single":[35,57],"BiJL":[36,58],"transistor.":[37,59],"If":[38],"complement":[40],"inputs":[42],"is":[43],"available,":[44],"then":[45],"NAND,":[46],"NOR,":[47],"XOR":[49],"also":[52],"through":[55],"The":[60],"thickness":[61],"separation":[63],"oxide":[64],"between":[65],"n-type":[66],"p-type":[68],"films":[69],"utilized":[72],"to":[73],"either":[74],"achieve":[75],"hysteresis":[76],"absence":[79],"same.":[82],"Results":[83],"provide":[84],"insights":[85],"into":[86],"device":[87],"physics,":[88],"operation,":[89],"showcase":[91],"new":[92],"viewpoints":[93],"for":[94],"designing":[95],"devices":[99],"JL":[103],"architecture,":[104],"thus":[105],"achieving":[106],"desired":[108],"lesser":[112],"number":[113],"transistors.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2025-10-10T00:00:00"}