{"id":"https://openalex.org/W2960845482","doi":"https://doi.org/10.5573/ieiespc.2019.8.3.178","title":"Description Method for High-level Synthesis of Histogram Generation and Their Evaluation","display_name":"Description Method for High-level Synthesis of Histogram Generation and Their Evaluation","publication_year":2019,"publication_date":"2019-06-30","ids":{"openalex":"https://openalex.org/W2960845482","doi":"https://doi.org/10.5573/ieiespc.2019.8.3.178","mag":"2960845482"},"language":"en","primary_location":{"id":"doi:10.5573/ieiespc.2019.8.3.178","doi":"https://doi.org/10.5573/ieiespc.2019.8.3.178","is_oa":false,"landing_page_url":"https://doi.org/10.5573/ieiespc.2019.8.3.178","pdf_url":null,"source":{"id":"https://openalex.org/S2765077331","display_name":"IEIE Transactions on Smart Processing and Computing","issn_l":"2287-5255","issn":["2287-5255"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEIE Transactions on Smart Processing &amp; Computing","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058623432","display_name":"Moena Yamasaki","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Moena Yamasaki","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5075659609","display_name":"Akira Yamawaki","orcid":"https://orcid.org/0000-0002-8723-0620","observed_orcids":["https://orcid.org/0000-0002-8723-0620"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Akira Yamawaki","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6749,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8461904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"8","issue":"3","first_page":"178","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.996999979019165},{"id":"https://openalex.org/keywords/histogram-generation","display_name":"histogram generation","score":0.9679999947547913},{"id":"https://openalex.org/keywords/image-processing-hardware","display_name":"image processing hardware","score":0.7020000219345093},{"id":"https://openalex.org/keywords/data-dependencies","display_name":"data dependencies","score":0.5490000247955322},{"id":"https://openalex.org/keywords/pipelining","display_name":"pipelining","score":0.9259999990463257},{"id":"https://openalex.org/keywords/embedded-image-processing","display_name":"embedded image processing","score":0.6899999976158142},{"id":"https://openalex.org/keywords/low-power-hardware-design","display_name":"low-power hardware design","score":0.578000009059906}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8621279001235962},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8158771991729736},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.708763837814331},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6490504741668701},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4590953290462494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4157186448574066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3898266553878784},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.29381513595581055},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25951087474823},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19805553555488586},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17498719692230225}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.5573/ieiespc.2019.8.3.178","doi":"https://doi.org/10.5573/ieiespc.2019.8.3.178","is_oa":false,"landing_page_url":"https://doi.org/10.5573/ieiespc.2019.8.3.178","pdf_url":null,"source":{"id":"https://openalex.org/S2765077331","display_name":"IEIE Transactions on Smart Processing and Computing","issn_l":"2287-5255","issn":["2287-5255"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEIE Transactions on Smart Processing &amp; Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2919536923","https://openalex.org/W3013687091","https://openalex.org/W2989939840","https://openalex.org/W6926830103","https://openalex.org/W3013981900","https://openalex.org/W3012284698","https://openalex.org/W2596814433","https://openalex.org/W2556455731","https://openalex.org/W4250321621","https://openalex.org/W2015332951"],"abstract_inverted_index":{"To":[0,46],"achieve":[1],"high":[2,16],"performance":[3],"and":[4,86],"low":[5],"power":[6],"simultaneously":[7],"in":[8,76,92],"an":[9,99],"embedded":[10],"image\u2013processing":[11],"product,":[12],"hardware":[13,39,59],"implementation":[14],"of":[15,71],"computational\u2013software":[17],"processing":[18],"is":[19,24,69],"needed.":[20],"Hardware":[21],"development,":[22],"however,":[23],"a":[25,51],"large":[26],"burden":[27],"on":[28,84],"the":[29,43,58,62,72,89,93],"developer.":[30],"High-level":[31],"synthesis":[32],"(HLS)":[33],"for":[34],"automatically":[35],"converting":[36],"software":[37,52],"into":[38],"can":[40],"significantly":[41],"reduce":[42],"design":[44],"burden.":[45],"use":[47],"HLS":[48,63,100],"technology":[49],"efficiently,":[50],"program":[53],"must":[54],"be":[55],"described":[56],"considering":[57],"organization":[60],"that":[61],"tool":[64],"will":[65],"generate.":[66],"Histogram":[67],"generation":[68],"one":[70],"important":[73],"basic":[74],"functions":[75],"image":[77],"processing.":[78],"In":[79],"histogram":[80,94],"generation,":[81],"data":[82],"dependency":[83],"reading":[85],"writing":[87],"to":[88],"same":[90],"address":[91],"hinders":[95],"ideal":[96],"pipelining":[97],"by":[98],"tool.":[101]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2019-07-23T00:00:00"}
