{"id":"https://openalex.org/W2946336531","doi":"https://doi.org/10.1145/3299874.3317992","title":"Functional Obfuscation of Hardware Accelerators through Selective Partial Design Extraction onto an Embedded FPGA","display_name":"Functional Obfuscation of Hardware Accelerators through Selective Partial Design Extraction onto an Embedded FPGA","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2946336531","doi":"https://doi.org/10.1145/3299874.3317992","mag":"2946336531"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3317992","doi":"https://doi.org/10.1145/3299874.3317992","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299874.3317992","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299874.3317992","source":{"id":"https://openalex.org/S4363608736","display_name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3299874.3317992","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Bo Hu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bo Hu","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017027023","display_name":"Jingxiang Tian","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingxiang Tian","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072819455","display_name":"Mustafa Shihab","orcid":"https://orcid.org/0000-0002-0981-9915","observed_orcids":["https://orcid.org/0000-0002-0981-9915"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Shihab","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080942398","display_name":"Gaurav Rajavendra Reddy","orcid":"https://orcid.org/0000-0002-1259-4913","observed_orcids":["https://orcid.org/0000-0002-1259-4913"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Rajavendra Reddy","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":null,"display_name":"William Swartz","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Swartz","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068","observed_orcids":["https://orcid.org/0000-0002-4322-0068"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-1147-8750","observed_orcids":["https://orcid.org/0000-0002-1147-8750"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schaefer","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":1.6094,"has_fulltext":true,"cited_by_count":34,"citation_normalized_percentile":{"value":0.84103774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hardware-obfuscation","display_name":"hardware obfuscation","score":0.9120000004768372},{"id":"https://openalex.org/keywords/intellectual-property-protection","display_name":"intellectual property protection","score":0.781000018119812},{"id":"https://openalex.org/keywords/embedded-fpga","display_name":"embedded FPGA","score":0.7300000190734863},{"id":"https://openalex.org/keywords/hardware-accelerators","display_name":"hardware accelerators","score":0.7889999747276306},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.8820000290870667},{"id":"https://openalex.org/keywords/behavioral-description","display_name":"behavioral description","score":0.531000018119812},{"id":"https://openalex.org/keywords/hardware-security","display_name":"hardware security","score":0.5139999985694885},{"id":"https://openalex.org/keywords/area-overhead","display_name":"area overhead","score":0.6359999775886536}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8353567719459534},{"id":"https://openalex.org/C40305131","wikidata":"https://www.wikidata.org/wiki/Q2616305","display_name":"Obfuscation","level":2,"score":0.7886850833892822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297455072402954},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7047672867774963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6381603479385376},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45121175050735474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.434316486120224},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4323503375053406},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4250318109989166},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.424300879240036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34066855907440186},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.25511980056762695},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.08002787828445435},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3317992","doi":"https://doi.org/10.1145/3299874.3317992","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299874.3317992","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299874.3317992","source":{"id":"https://openalex.org/S4363608736","display_name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3299874.3317992","doi":"https://doi.org/10.1145/3299874.3317992","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299874.3317992","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299874.3317992","source":{"id":"https://openalex.org/S4363608736","display_name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G5528501747","display_name":null,"funder_award_id":"14222923","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2946336531.pdf","grobid_xml":"https://content.openalex.org/works/W2946336531.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1993830474","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2034270503","https://openalex.org/W2063615695","https://openalex.org/W2067937469","https://openalex.org/W2075795621","https://openalex.org/W2092545762","https://openalex.org/W2106409910","https://openalex.org/W2135211381","https://openalex.org/W2343475170","https://openalex.org/W2394517960","https://openalex.org/W2613876246","https://openalex.org/W2946105399"],"related_works":["https://openalex.org/W4200247333","https://openalex.org/W3184689295","https://openalex.org/W3132470343","https://openalex.org/W2167878901","https://openalex.org/W4380352299","https://openalex.org/W2545341732","https://openalex.org/W7098123136","https://openalex.org/W7163551198","https://openalex.org/W4210906837","https://openalex.org/W4401962977"],"abstract_inverted_index":{"The":[0],"protection":[1],"of":[2,10,15,35,67,108],"Intellectual":[3],"Property":[4],"(IP)":[5],"has":[6,61],"emerged":[7],"as":[8,39],"one":[9,123],"the":[11,18,59,64,68,84,100,118],"most":[12],"serious":[13],"areas":[14],"concern":[16],"in":[17],"semiconductor":[19],"industry.":[20],"To":[21],"address":[22],"this":[23,56],"issue,":[24],"we":[25,74],"present":[26],"a":[27,36,40,48],"method":[28],"and":[29],"architecture":[30],"to":[31,47,63],"map":[32],"selective":[33],"portions":[34],"design,":[37],"given":[38],"behavioral":[41],"description":[42],"for":[43,96],"High-Level":[44],"Synthesis":[45],"(HLS)":[46],"high-security":[49],"embedded":[50],"Field-Programmable":[51],"Gate":[52],"Array":[53],"(eFPGA).":[54],"In":[55,81],"manner,":[57],"only":[58,114],"end-user":[60],"access":[62],"full":[65],"functionality":[66],"chip.":[69],"Using":[70],"six":[71],"benchmark":[72],"circuits,":[73],"show":[75],"that":[76,95],"our":[77],"approach":[78],"is":[79,87],"effective.":[80],"all":[82,97],"cases,":[83],"Time-To-Break":[85],"(TTB)":[86],"so":[88],"long":[89],"(at":[90],"least":[91],"8":[92],"million":[93],"hours)":[94],"practical":[98],"purposes":[99],"designs":[101],"are":[102,121],"secure":[103],"while":[104,117],"incurring":[105],"area":[106],"overheads":[107],"around":[109],"5%.":[110],"Further,":[111],"latencies":[112],"were":[113],"slightly":[115],"increased,":[116],"computation":[119],"times":[120],"under":[122],"minute.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2019-05-29T00:00:00"}