{"id":"https://openalex.org/W2942368093","doi":"https://doi.org/10.1109/jssc.2019.2904172","title":"A 1-pJ/bit 80-Gb/s $2^{15}-1$ PRBS Generator With a Modified Cherry\u2013Hooper Output Driver","display_name":"A 1-pJ/bit 80-Gb/s $2^{15}-1$ PRBS Generator With a Modified Cherry\u2013Hooper Output Driver","publication_year":2019,"publication_date":"2019-04-24","ids":{"openalex":"https://openalex.org/W2942368093","doi":"https://doi.org/10.1109/jssc.2019.2904172","mag":"2942368093"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2019.2904172","doi":"https://doi.org/10.1109/jssc.2019.2904172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2904172","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074","observed_orcids":["https://orcid.org/0000-0003-0044-3074"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammad Mahdi Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-0044-3074","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077738868","display_name":"Ronny Henker","orcid":"https://orcid.org/0000-0002-1851-6828","observed_orcids":["https://orcid.org/0000-0002-1851-6828"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronny Henker","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1851-6828","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479","observed_orcids":["https://orcid.org/0000-0001-6714-0479"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.3613,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.53652823,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"54","issue":"7","first_page":"2059","last_page":"2069"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7343999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7343999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.08910000324249268,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.08139999955892563,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/80-gb-s","display_name":"80 Gb/s","score":0.7039999961853027},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.6029999852180481},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.6940000057220459},{"id":"https://openalex.org/keywords/spur-suppression","display_name":"spur suppression","score":0.9539999961853027},{"id":"https://openalex.org/keywords/sige","display_name":"SiGe","score":0.43700000643730164},{"id":"https://openalex.org/keywords/jitter","display_name":"jitter","score":0.4000000059604645},{"id":"https://openalex.org/keywords/eye-diagram","display_name":"eye diagram","score":0.7710000276565552},{"id":"https://openalex.org/keywords/130-nm-process","display_name":"130 nm process","score":0.5789999961853027}],"concepts":[{"id":"https://openalex.org/C128040838","wikidata":"https://www.wikidata.org/wiki/Q1810628","display_name":"Pseudorandom binary sequence","level":3,"score":0.8847178220748901},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.5989382266998291},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5565900206565857},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4547313153743744},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.44878366589546204},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.44423606991767883},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4362873136997223},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4346679747104645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40643537044525146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3732723593711853},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33813410997390747},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.333082377910614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31480008363723755},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2649398446083069},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2194225788116455},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21176984906196594},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0855436623096466},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2019.2904172","doi":"https://doi.org/10.1109/jssc.2019.2904172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2019.2904172","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G7463416890","display_name":null,"funder_award_id":"619197","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W1996802604","https://openalex.org/W2024763418","https://openalex.org/W2029372852","https://openalex.org/W2030249347","https://openalex.org/W2034525900","https://openalex.org/W2080754221","https://openalex.org/W2118946652","https://openalex.org/W2134426126","https://openalex.org/W2137810459","https://openalex.org/W2142262608","https://openalex.org/W2343434598","https://openalex.org/W2404207200","https://openalex.org/W2513721105","https://openalex.org/W2529518537","https://openalex.org/W2588585398","https://openalex.org/W2762457664","https://openalex.org/W2767500635","https://openalex.org/W2781228367","https://openalex.org/W2789998788","https://openalex.org/W2793813325","https://openalex.org/W2804447187","https://openalex.org/W2883783071","https://openalex.org/W3147616483","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2323630520","https://openalex.org/W1553288471","https://openalex.org/W2789998788","https://openalex.org/W2762457664","https://openalex.org/W2137810459","https://openalex.org/W1646001379","https://openalex.org/W88961867","https://openalex.org/W3161930494","https://openalex.org/W1483685374","https://openalex.org/W7047304528"],"abstract_inverted_index":{"An":[0],"80-Gb/s":[1],"215-1":[2],"pseudorandom":[3],"binary":[4,11],"sequence":[5],"(PRBS)":[6],"generator":[7],"suitable":[8],"for":[9,26,125,136,172],"testing":[10],"communication":[12],"systems":[13],"is":[14,24,40,43,67,100,119,129,134,166],"presented.":[15],"Implemented":[16],"in":[17,61,91],"a":[18,115,143,156,173],"130-nm":[19],"SiGe":[20],"process,":[21],"the":[22,31,46,55,58,82,132,167,177],"circuit":[23,85],"optimized":[25,135],"low":[27,137],"power":[28,138],"dissipation.":[29],"For":[30],"core":[32],"functionality,":[33],"an":[34,73,112],"energy":[35],"efficiency":[36],"of":[37,45,57,87,94,179],"1":[38],"pJ/bit":[39],"achieved,":[41],"which":[42,99,165],"one":[44],"best":[47,178],"values":[48],"among":[49],"comparable":[50],"published":[51],"designs.":[52],"In":[53],"addition,":[54],"improvement":[56],"output":[59,113,145,169],"signal":[60,146],"time":[62],"domain":[63,66],"and":[64,79,84,131,155],"frequency":[65],"targeted.":[68],"The":[69],"key":[70],"factors":[71],"affecting":[72],"ideal":[74],"PRBS":[75,174],"spectrum":[76],"are":[77],"identified":[78],"addressed":[80],"from":[81],"system":[83],"point":[86],"view.":[88],"This":[89],"results":[90,141],"spur":[92],"suppression":[93],"higher":[95],"than":[96,104,160],"40":[97,109],"dB,":[98],"15":[101],"dB":[102],"better":[103,159],"previously":[105],"reported":[106],"works":[107],"exceeding":[108],"Gb/s.":[110],"As":[111],"driver,":[114],"modified":[116],"Cherry-Hooper":[117],"amplifier":[118,133],"chosen.":[120],"A":[121],"parametrized":[122],"design":[123],"methodology":[124],"obtaining":[126],"Bessel":[127],"response":[128],"introduced":[130],"operation.":[139],"Measurement":[140],"show":[142],"single-ended":[144],"with":[147],"over":[148],"300-mV":[149],"eye":[150,170],"opening,":[151],"0.6-ps":[152],"rms":[153],"jitter,":[154],"signal-to-noise":[157],"ratio":[158],"10.5":[161],"at":[162],"80":[163],"Gb/s,":[164],"best-in-class":[168],"diagram":[171],"generator,":[175],"to":[176],"our":[180],"knowledge.":[181]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2019-05-03T00:00:00"}