{"id":"https://openalex.org/W2922326339","doi":null,"title":"Implementation of a Real-time Signal Processing Application using Partial Dynamic Reconfiguration in FPGA","display_name":"Implementation of a Real-time Signal Processing Application using Partial Dynamic Reconfiguration in FPGA","publication_year":2012,"publication_date":"2012-12-17","ids":{"openalex":"https://openalex.org/W2922326339","mag":"2922326339"},"language":"en","primary_location":{"id":"mag:2922326339","doi":null,"is_oa":false,"landing_page_url":"https://www.asjp.cerist.dz/en/article/22853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023852111","display_name":"Maamar Touiza","orcid":"https://orcid.org/0000-0002-1100-9997","observed_orcids":["https://orcid.org/0000-0002-1100-9997"]},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439","https://openalex.org/I4405253280"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Maamar Touiza","raw_affiliation_strings":["LE2I Laboratory - Burgundy University - Dijon Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LE2I Laboratory - Burgundy University - Dijon Cedex, France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059545224","display_name":"Kamel Messaoudi","orcid":"https://orcid.org/0000-0002-0985-9095","observed_orcids":["https://orcid.org/0000-0002-0985-9095"]},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439","https://openalex.org/I4405253280"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Kamel Messaoudi","raw_affiliation_strings":["Universit\u00e9 de Bourgogne, Laboratoire LE2I, BP 47870  Dijon  21078 Cedex France"],"raw_orcid":"https://orcid.org/0000-0002-0985-9095","affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Bourgogne, Laboratoire LE2I, BP 47870  Dijon  21078 Cedex France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002","observed_orcids":["https://orcid.org/0000-0002-4809-3002"]},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439","https://openalex.org/I4405253280"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"El\u2010Bay Bourennane","raw_affiliation_strings":["Universit\u00e9 de Bourgogne, Laboratoire LE2I, BP 47870  Dijon  21078 Cedex France"],"raw_orcid":"https://orcid.org/0000-0002-4809-3002","affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Bourgogne, Laboratoire LE2I, BP 47870  Dijon  21078 Cedex France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I4210136953"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114020172","display_name":"Abderrezak Guessoum","orcid":"https://orcid.org/0000-0003-4147-861X","observed_orcids":["https://orcid.org/0000-0003-4147-861X"]},"institutions":[{"id":"https://openalex.org/I4403928302","display_name":"University of Blida 2","ror":"https://ror.org/04hbgcp92","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4403928302"]},{"id":"https://openalex.org/I83332908","display_name":"University of Blida","ror":"https://ror.org/03g41pw14","country_code":"DZ","type":"education","lineage":["https://openalex.org/I83332908"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Abderrezak Guessoum","raw_affiliation_strings":["Universit\u00e9 de Blida, Laboratoire LATSI, BP270 Route de Soumaa, Blida 9000 Alg\u00e9rie"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Blida, Laboratoire LATSI, BP270 Route de Soumaa, Blida 9000 Alg\u00e9rie","institution_ids":["https://openalex.org/I4403928302","https://openalex.org/I83332908"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42118449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"1","first_page":"66","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.008299999870359898,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-partial-reconfiguration","display_name":"dynamic partial reconfiguration","score":0.8309999704360962},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.9850000143051147},{"id":"https://openalex.org/keywords/real-time-signal-processing","display_name":"real-time signal processing","score":0.9900000095367432},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"reconfigurable computing","score":0.6980000138282776},{"id":"https://openalex.org/keywords/hardware-implementation","display_name":"hardware implementation","score":0.4959999918937683}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8270306587219238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517155766487122},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6391944885253906},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.500652551651001},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.48826122283935547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4522365927696228},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.34154969453811646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29410189390182495}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2922326339","doi":null,"is_oa":false,"landing_page_url":"https://www.asjp.cerist.dz/en/article/22853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2923401906","https://openalex.org/W7101220629","https://openalex.org/W3205653315","https://openalex.org/W1543419245","https://openalex.org/W1958871486","https://openalex.org/W3088820190","https://openalex.org/W7096883318","https://openalex.org/W7097334859","https://openalex.org/W3210551625","https://openalex.org/W2795970153"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2019-03-22T00:00:00"}