{"id":"https://openalex.org/W2910820719","doi":"https://doi.org/10.1080/00207217.2019.1570564","title":"Dual material gate silicon on insulator junctionless MOSFET for low power mixed signal circuits","display_name":"Dual material gate silicon on insulator junctionless MOSFET for low power mixed signal circuits","publication_year":2019,"publication_date":"2019-01-14","ids":{"openalex":"https://openalex.org/W2910820719","doi":"https://doi.org/10.1080/00207217.2019.1570564","mag":"2910820719"},"language":"en","primary_location":{"id":"doi:10.1080/00207217.2019.1570564","doi":"https://doi.org/10.1080/00207217.2019.1570564","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207217.2019.1570564","pdf_url":null,"source":{"id":"https://openalex.org/S36304393","display_name":"International Journal of Electronics","issn_l":"0020-7217","issn":["0020-7217","1362-3060"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040742230","display_name":"Santosh C. Wagaj","orcid":"https://orcid.org/0000-0002-1464-9279","observed_orcids":["https://orcid.org/0000-0002-1464-9279"]},"institutions":[{"id":"https://openalex.org/I4405285498","display_name":"JSPM's Rajarshi Shahu College of Engineering","ror":"https://ror.org/05jnzdx13","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405285498"]},{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. C. Wagaj","raw_affiliation_strings":["Electronics and Telecommunication, JSPM\u2019s Rajarshi Shahu College of Engineering, Tathawade Pune, Savitribai Phule Pune University, Pune, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, JSPM\u2019s Rajarshi Shahu College of Engineering, Tathawade Pune, Savitribai Phule Pune University, Pune, India","institution_ids":["https://openalex.org/I4405285498","https://openalex.org/I878213199"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058112171","display_name":"S. C. Patil","orcid":"https://orcid.org/0000-0003-3971-1259","observed_orcids":["https://orcid.org/0000-0003-3971-1259"]},"institutions":[{"id":"https://openalex.org/I4405285498","display_name":"JSPM's Rajarshi Shahu College of Engineering","ror":"https://ror.org/05jnzdx13","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405285498"]},{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. C. Patil","raw_affiliation_strings":["Electronics and Telecommunication, JSPM\u2019s Rajarshi Shahu College of Engineering, Tathawade Pune, Savitribai Phule Pune University, Pune, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, JSPM\u2019s Rajarshi Shahu College of Engineering, Tathawade Pune, Savitribai Phule Pune University, Pune, India","institution_ids":["https://openalex.org/I4405285498","https://openalex.org/I878213199"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5040742230"],"corresponding_institution_ids":["https://openalex.org/I4405285498","https://openalex.org/I878213199"],"apc_list":null,"apc_paid":null,"fwci":0.903,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.70807253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"106","issue":"7","first_page":"992","last_page":"1007"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012000000104308128,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual-material-gate","display_name":"dual material gate","score":0.8809999823570251},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"silicon-on-insulator","score":0.9330000281333923},{"id":"https://openalex.org/keywords/junctionless-mosfet","display_name":"junctionless MOSFET","score":0.9670000076293945},{"id":"https://openalex.org/keywords/low-power-cmos","display_name":"low-power CMOS","score":0.7360000014305115},{"id":"https://openalex.org/keywords/mixed-signal-circuits","display_name":"mixed-signal circuits","score":0.7979999780654907},{"id":"https://openalex.org/keywords/static-power-dissipation","display_name":"static power dissipation","score":0.9190000295639038},{"id":"https://openalex.org/keywords/cmos-inverter","display_name":"CMOS inverter","score":0.9160000085830688},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8799999952316284},{"id":"https://openalex.org/keywords/common-source-amplifier","display_name":"common-source amplifier","score":0.847000002861023},{"id":"https://openalex.org/keywords/noise-margin","display_name":"noise margin","score":0.8859999775886536},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"propagation delay","score":0.8610000014305115},{"id":"https://openalex.org/keywords/gate-capacitance","display_name":"gate capacitance","score":0.8109999895095825},{"id":"https://openalex.org/keywords/channel-length-scaling","display_name":"channel length scaling","score":0.5979999899864197}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7576220631599426},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.7176787853240967},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6582340598106384},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6309503316879272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6159948706626892},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.604466438293457},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5352758765220642},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.48599132895469666},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46732062101364136},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.457963764667511},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4570813477039337},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4462164044380188},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3691987097263336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20526760816574097},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18950042128562927},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1739182472229004},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.12166506052017212},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1080/00207217.2019.1570564","doi":"https://doi.org/10.1080/00207217.2019.1570564","is_oa":false,"landing_page_url":"https://doi.org/10.1080/00207217.2019.1570564","pdf_url":null,"source":{"id":"https://openalex.org/S36304393","display_name":"International Journal of Electronics","issn_l":"0020-7217","issn":["0020-7217","1362-3060"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320547","host_organization_name":"Taylor & Francis","host_organization_lineage":["https://openalex.org/P4310320547","https://openalex.org/P4310320449"],"host_organization_lineage_names":["Taylor & Francis","Informa"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1587386427","https://openalex.org/W1913327540","https://openalex.org/W1968030324","https://openalex.org/W1990809424","https://openalex.org/W2001504980","https://openalex.org/W2011377725","https://openalex.org/W2012082033","https://openalex.org/W2016536278","https://openalex.org/W2038170265","https://openalex.org/W2039871239","https://openalex.org/W2051523162","https://openalex.org/W2051721756","https://openalex.org/W2070203960","https://openalex.org/W2075519293","https://openalex.org/W2090854075","https://openalex.org/W2097766224","https://openalex.org/W2099641328","https://openalex.org/W2102105489","https://openalex.org/W2108776537","https://openalex.org/W2116536013","https://openalex.org/W2119378720","https://openalex.org/W2130867291","https://openalex.org/W2134775505","https://openalex.org/W2155184842","https://openalex.org/W2156057417","https://openalex.org/W2170208081","https://openalex.org/W2413234167","https://openalex.org/W2568448463","https://openalex.org/W2586962444"],"related_works":["https://openalex.org/W2588283187","https://openalex.org/W3189060571","https://openalex.org/W2568448463","https://openalex.org/W4293770776","https://openalex.org/W3202222455","https://openalex.org/W3173825955","https://openalex.org/W4224237454","https://openalex.org/W2591659688","https://openalex.org/W2118809370","https://openalex.org/W1982474974"],"abstract_inverted_index":{"In":[0],"this":[1],"research":[2],"paper,":[3],"demonstrates,":[4],"the":[5,124],"logic":[6,33],"performance":[7,34],"of":[8,35,43,65,77,104,111,136,172,190],"n":[9],"and":[10,52,164],"p":[11],"channel":[12,152,188],"complementary":[13],"metal":[14],"oxide":[15],"semiconductor":[16],"(CMOS)":[17],"circuits":[18],"implemented":[19],"with":[20],"dual":[21],"material":[22],"gate":[23,56,63,132],"silicon":[24],"on":[25],"insulator":[26],"junctionless":[27],"transistor":[28,68,127,149,185],"(DMG":[29],"SOI":[30,67,79,89,93,106,113,126,138,148,174],"JLT).":[31],"The":[32,55,71,91,108,130,154],"a":[36],"CMOS":[37,75,115,128],"circuit":[38],"is":[39,58,81,117,140,157,177],"evaluated":[40],"in":[41,69],"terms":[42],"static":[44,133],"power":[45,72,134,170],"dissipation,":[46],"voltage":[47],"transfer":[48],"characteristic,":[49],"propagation":[50],"delay":[51],"noise":[53,109],"margin.":[54],"capacitance":[57,64],"less":[59],"as":[60,85,102,121,144,181],"compared":[61,86,122,145,182],"to":[62,87,123,146,183],"DMG":[66,78,88,92,105,112,125,137,147,173],"saturation.":[70],"dissipation":[73,135,171],"for":[74,150,159,162,166],"inverter":[76,116,176,186],"JLT":[80,94,114,139,175],"improved":[82,118,142],"by":[83,119,179],"25%":[84],"transistor.":[90,107],"common":[95],"source":[96],"amplifier":[97],"has":[98],"1.25":[99],"times":[100],"amplification":[101],"that":[103],"margin":[110],"23%":[120],"inverter.":[129],"NAND":[131],"found":[141],"imperically":[143],"various":[151],"length.":[153],"improvement":[155],"obtained":[156],"53%":[158],"20nm,":[160],"46%":[161],"30nm":[163],"34%":[165],"40nm":[167],"respectively.":[168],"Static":[169],"reduced":[178],"3%":[180],"junction":[184],"at":[187],"length":[189],"30nm.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2019-01-25T00:00:00"}