{"id":"https://openalex.org/W2910048917","doi":"https://doi.org/10.1109/iccd.2018.00051","title":"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines","display_name":"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2910048917","doi":"https://doi.org/10.1109/iccd.2018.00051","mag":"2910048917"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2018.00051","doi":"https://doi.org/10.1109/iccd.2018.00051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2018.00051","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040743445","display_name":"Jeremie S. Kim","orcid":"https://orcid.org/0000-0001-6153-9008","observed_orcids":["https://orcid.org/0000-0001-6153-9008"]},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jeremie Kim","raw_affiliation_strings":["ETH, Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH, Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102940753","display_name":"Minesh Patel","orcid":"https://orcid.org/0000-0002-7725-4792","observed_orcids":["https://orcid.org/0000-0002-7725-4792"]},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Minesh Patel","raw_affiliation_strings":["ETH, Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH, Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032313427","display_name":"Hasan Hassan","orcid":"https://orcid.org/0000-0001-9766-007X","observed_orcids":["https://orcid.org/0000-0001-9766-007X"]},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hasan Hassan","raw_affiliation_strings":["ETH, Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH, Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312","observed_orcids":["https://orcid.org/0000-0002-0075-2312"]},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["ETH, Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH, Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":7.2828,"has_fulltext":false,"cited_by_count":71,"citation_normalized_percentile":{"value":0.98222155,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"2018","issue":null,"first_page":"282","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9574999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9574999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.037700001150369644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lpddr4","display_name":"LPDDR4","score":0.9020000100135803},{"id":"https://openalex.org/keywords/latency-reduction","display_name":"latency reduction","score":0.5320000052452087},{"id":"https://openalex.org/keywords/memory-reliability","display_name":"memory reliability","score":0.36800000071525574}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9708908200263977},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7526252865791321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7069876194000244},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6575495600700378},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.635310173034668},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5535938739776611},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4861032962799072},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.46590811014175415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2639310956001282},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.25143134593963623},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11884602904319763},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.11872971057891846},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2018.00051","doi":"https://doi.org/10.1109/iccd.2018.00051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2018.00051","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"mag:3087149675","doi":null,"is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902263516449184","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":82,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W1496414880","https://openalex.org/W1578894366","https://openalex.org/W1579491185","https://openalex.org/W1963998358","https://openalex.org/W1966282149","https://openalex.org/W1970426108","https://openalex.org/W1979866689","https://openalex.org/W1980073965","https://openalex.org/W1983178358","https://openalex.org/W1992487929","https://openalex.org/W2014872264","https://openalex.org/W2019656987","https://openalex.org/W2034861439","https://openalex.org/W2043634607","https://openalex.org/W2098040113","https://openalex.org/W2102480477","https://openalex.org/W2103397328","https://openalex.org/W2103462192","https://openalex.org/W2115172404","https://openalex.org/W2119092821","https://openalex.org/W2121256363","https://openalex.org/W2122249806","https://openalex.org/W2124608923","https://openalex.org/W2128310110","https://openalex.org/W2129381159","https://openalex.org/W2129991978","https://openalex.org/W2131780201","https://openalex.org/W2132269953","https://openalex.org/W2134633067","https://openalex.org/W2135965542","https://openalex.org/W2142875853","https://openalex.org/W2157116240","https://openalex.org/W2158319074","https://openalex.org/W2158620667","https://openalex.org/W2159908132","https://openalex.org/W2162838417","https://openalex.org/W2165697076","https://openalex.org/W2169370030","https://openalex.org/W2207094710","https://openalex.org/W2233523872","https://openalex.org/W2238633138","https://openalex.org/W2293640271","https://openalex.org/W2331766458","https://openalex.org/W2332254524","https://openalex.org/W2342204193","https://openalex.org/W2404155691","https://openalex.org/W2418958843","https://openalex.org/W2512214806","https://openalex.org/W2529008862","https://openalex.org/W2533585248","https://openalex.org/W2537002257","https://openalex.org/W2540952785","https://openalex.org/W2546811911","https://openalex.org/W2559524942","https://openalex.org/W2612114356","https://openalex.org/W2612835180","https://openalex.org/W2621772158","https://openalex.org/W2624299682","https://openalex.org/W2626519144","https://openalex.org/W2762750764","https://openalex.org/W2766489088","https://openalex.org/W2794842046","https://openalex.org/W2808118451","https://openalex.org/W2809491099","https://openalex.org/W2904440456","https://openalex.org/W3100461726","https://openalex.org/W3146736181","https://openalex.org/W3195973444","https://openalex.org/W4214915417","https://openalex.org/W4233386150","https://openalex.org/W4236382111","https://openalex.org/W4239813889","https://openalex.org/W4242052363","https://openalex.org/W4245018380","https://openalex.org/W4245276998","https://openalex.org/W4248072170","https://openalex.org/W4248895726","https://openalex.org/W4255078785","https://openalex.org/W4394643392","https://openalex.org/W6678953495","https://openalex.org/W6922243822"],"related_works":["https://openalex.org/W6922243822","https://openalex.org/W4243233609","https://openalex.org/W2540933489","https://openalex.org/W2342451362","https://openalex.org/W2158620667","https://openalex.org/W2524946875","https://openalex.org/W7095852053","https://openalex.org/W1992487929","https://openalex.org/W2800626838","https://openalex.org/W4398169008"],"abstract_inverted_index":{"DRAM":[0,23,30,39,48,112,121,130,138,174],"latency":[1,25,77,115,123],"is":[2],"a":[3,83,101,144],"major":[4],"bottleneck":[5],"for":[6,153],"many":[7],"applications":[8],"in":[9,34,88],"modern":[10],"computing":[11],"systems.":[12],"In":[13],"this":[14],"work,":[15],"we":[16,42,99],"rigorously":[17],"characterize":[18],"the":[19,73,171],"effects":[20],"of":[21,46,75,85,111,147,165],"reducing":[22],"access":[24,90,122,134,175],"on":[26,37,143],"282":[27],"state-of-the-art":[28],"LPDDR4":[29,47],"modules.":[31],"As":[32],"found":[33],"prior":[35],"work":[36],"older":[38],"generations":[40],"(DDR3),":[41],"show":[43,151],"that":[44,55,69,106,152],"regions":[45,110],"modules":[49],"can":[50,92],"be":[51,93],"accessed":[52],"with":[53,132],"latencies":[54,91,135],"are":[56],"significantly":[57],"lower":[58],"than":[59],"manufacturer-specified":[60],"values":[61],"without":[62],"causing":[63],"failures.":[64],"We":[65,140],"present":[66],"novel":[67],"data":[68,126],"1)":[70,107],"further":[71],"supports":[72],"viability":[74],"such":[76],"reduction":[78],"mechanisms":[79],"and":[80,116,150],"2)":[81,117],"exposes":[82],"variety":[84,146],"new":[86,102],"cases":[87],"which":[89],"effectively":[94],"reduced.":[95],"Using":[96],"our":[97],"observations,":[98],"propose":[100],"low-cost":[103],"mechanism,":[104],"Solar-DRAM,":[105],"identifies":[108],"failure-prone":[109],"at":[113],"reduced":[114,133],"robustly":[118],"reduces":[119],"average":[120,160],"while":[124],"maintaining":[125],"correctness,":[127],"by":[128],"issuing":[129],"requests":[131],"to":[136,169],"non-failure-prone":[137],"regions.":[139],"evaluate":[141],"Solar-DRAM":[142,157],"wide":[145],"multi-core":[148],"workloads":[149],"4-core":[154],"homogeneous":[155],"workloads,":[156],"provides":[158],"an":[159],"(maximum)":[161],"system":[162],"performance":[163],"improvement":[164],"4.31%":[166],"(10.87%)":[167],"compared":[168],"using":[170],"default":[172],"fixed":[173],"latency.":[176]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":2}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2019-01-25T00:00:00"}