{"id":"https://openalex.org/W2907520127","doi":"https://doi.org/10.1109/issc.2018.8585292","title":"A Comparative Study of Chisel for FPGA Design","display_name":"A Comparative Study of Chisel for FPGA Design","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2907520127","doi":"https://doi.org/10.1109/issc.2018.8585292","mag":"2907520127"},"language":"en","primary_location":{"id":"doi:10.1109/issc.2018.8585292","doi":"https://doi.org/10.1109/issc.2018.8585292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issc.2018.8585292","pdf_url":null,"source":{"id":"https://openalex.org/S4306420388","display_name":"Irish Signals and Systems Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 29th Irish Signals and Systems Conference (ISSC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arrow.tudublin.ie/ittengcon/12","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Paul Lennon","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4387153671","display_name":"Institute of Technology Tallaght","ror":"https://ror.org/037qxb619","country_code":"IE","type":"education","lineage":["https://openalex.org/I4210144925","https://openalex.org/I4387153671"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Paul Lennon","raw_affiliation_strings":["Department of Electronic Engineering, Institute of Technology, Tallaght"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Institute of Technology, Tallaght","institution_ids":["https://openalex.org/I4387153671"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054753900","display_name":"Richard Gahan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4387153671","display_name":"Institute of Technology Tallaght","ror":"https://ror.org/037qxb619","country_code":"IE","type":"education","lineage":["https://openalex.org/I4210144925","https://openalex.org/I4387153671"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Richard Gahan","raw_affiliation_strings":["Department of Electronic Engineering, Institute of Technology, Tallaght"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Institute of Technology, Tallaght","institution_ids":["https://openalex.org/I4387153671"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4387153671"],"apc_list":null,"apc_paid":null,"fwci":0.5479,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.6214861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00139999995008111,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chisel","display_name":"chisels","score":0.9800000190734863},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8759999871253967},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.8840000033378601},{"id":"https://openalex.org/keywords/fpga-design","display_name":"FPGA design","score":0.9789999723434448},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO","score":0.6029999852180481},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.6660000085830688},{"id":"https://openalex.org/keywords/software-maintainability","display_name":"software maintainability","score":0.8889999985694885},{"id":"https://openalex.org/keywords/scalability","display_name":"scalability","score":0.4620000123977661},{"id":"https://openalex.org/keywords/synthesizable-hardware","display_name":"synthesizable hardware","score":0.5},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"behavioral modeling","score":0.5479999780654907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7139538526535034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.625353217124939},{"id":"https://openalex.org/C2775962983","wikidata":"https://www.wikidata.org/wiki/Q474188","display_name":"Chisel","level":2,"score":0.6102831363677979},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6071507930755615},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5180668830871582},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5055108070373535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47950464487075806},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4769767224788666},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38338854908943176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21164774894714355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18292784690856934},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issc.2018.8585292","doi":"https://doi.org/10.1109/issc.2018.8585292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issc.2018.8585292","pdf_url":null,"source":{"id":"https://openalex.org/S4306420388","display_name":"Irish Signals and Systems Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 29th Irish Signals and Systems Conference (ISSC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arrow.tudublin.ie:ittengcon-1011","doi":null,"is_oa":true,"landing_page_url":"https://arrow.tudublin.ie/ittengcon/12","pdf_url":null,"source":{"id":"https://openalex.org/S4377196307","display_name":"Arrow - TU Dublin (Technological University Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4210144925","host_organization_name":"Technological University Dublin","host_organization_lineage":["https://openalex.org/I4210144925"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Conference Papers","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arrow.tudublin.ie:ittengcon-1011","doi":null,"is_oa":true,"landing_page_url":"https://arrow.tudublin.ie/ittengcon/12","pdf_url":null,"source":{"id":"https://openalex.org/S4377196307","display_name":"Arrow - TU Dublin (Technological University Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4210144925","host_organization_name":"Technological University Dublin","host_organization_lineage":["https://openalex.org/I4210144925"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Conference Papers","raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W3147312088"],"related_works":["https://openalex.org/W3217379995","https://openalex.org/W1983394510","https://openalex.org/W4283706587","https://openalex.org/W4291214122","https://openalex.org/W2670422816","https://openalex.org/W2620613193","https://openalex.org/W3210378525","https://openalex.org/W4392945000","https://openalex.org/W3212350027","https://openalex.org/W7008764527"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,13,19,72,93,120,136],"results":[4],"of":[5,27,66,74,95,122,158],"a":[6,25,38,42,83,100],"comparative":[7],"study":[8],"conducted":[9],"into":[10],"designing":[11,75,96],"with":[12,76,82,88,97],"Chisel":[14,98,140],"hardware":[15,21,86,101],"construction":[16],"language":[17,23],"against":[18],"Verilog":[20],"description":[22],"across":[24],"range":[26],"standard-library":[28],"and":[29,41,60,64,130,132],"bespoke":[30],"FPGA":[31],"design":[32,55,150],"components":[33],"including":[34],"an":[35,89],"N-bit":[36],"FIFO,":[37],"round-robin":[39],"arbiter":[40],"complex,":[43],"scalable":[44],"arbiter.":[45],"Comparison":[46],"metrics":[47],"such":[48,114],"as":[49,115],"maximum":[50],"operating":[51],"frequency,":[52],"silicon":[53],"area,":[54],"flow":[56],"run-time,":[57],"source-code":[58],"density":[59],"maintainability,":[61],"simulation":[62],"run-time":[63],"speed":[65],"coding":[67],"are":[68],"employed":[69],"to":[70,91,153],"evaluate":[71,92],"merits":[73,94,108],"Chisel.":[77],"Each":[78],"component":[79],"is":[80],"implemented":[81],"deep":[84],"low-level":[85],"understanding":[87],"aim":[90],"from":[99],"designers'":[102],"perspective.":[103],"The":[104],"authors":[105,137],"discover":[106],"Chisel's":[107,123],"for":[109,148],"realising":[110],"synthesizable":[111],"repetitive":[112],"designs":[113],"in":[116,126,156],"SoC":[117],"development,":[118],"experiencing":[119],"benefits":[121],"object-oriented":[124],"background":[125],"enhancing":[127],"code":[128],"maintainability":[129],"scalability,":[131],"implementation":[133],"efficiency.":[134],"However,":[135],"foresee":[138],"that":[139],"will":[141],"compliment":[142],"rather":[143],"than":[144],"replace":[145],"traditional":[146],"HDLs":[147],"RTL":[149],"applications":[151],"due":[152],"its":[154],"limitations":[155],"terms":[157],"behavioural":[159],"modelling.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2019-01-11T00:00:00"}