{"id":"https://openalex.org/W2901593273","doi":"https://doi.org/10.1109/nssmic.2017.8533131","title":"Multi-Channel Time-to-Digital Converter for MTCA.4 Standard in FPGA","display_name":"Multi-Channel Time-to-Digital Converter for MTCA.4 Standard in FPGA","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2901593273","doi":"https://doi.org/10.1109/nssmic.2017.8533131","mag":"2901593273"},"language":"en","primary_location":{"id":"doi:10.1109/nssmic.2017.8533131","doi":"https://doi.org/10.1109/nssmic.2017.8533131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nssmic.2017.8533131","pdf_url":null,"source":{"id":"https://openalex.org/S4363608255","display_name":"IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)","issn_l":"1095-7863","issn":["1095-7863"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010794943","display_name":"Nicola Lusardi","orcid":"https://orcid.org/0000-0001-7635-5308","observed_orcids":["https://orcid.org/0000-0001-7635-5308"]},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"N. Lusardi","raw_affiliation_strings":["Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013332656","display_name":"Fabio Garzetti","orcid":"https://orcid.org/0000-0002-4273-2774","observed_orcids":["https://orcid.org/0000-0002-4273-2774"]},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Garzetti","raw_affiliation_strings":["Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046682712","display_name":"A. Geraci","orcid":"https://orcid.org/0000-0002-6084-3953","observed_orcids":["https://orcid.org/0000-0002-6084-3953"]},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Geraci","raw_affiliation_strings":["Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Information and Bioengineering \u2013 DEIB, via Golgi 40, Milano MI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019153094","display_name":"Jan Marjanovic","orcid":"https://orcid.org/0009-0005-1160-2984","observed_orcids":["https://orcid.org/0009-0005-1160-2984"]},"institutions":[{"id":"https://openalex.org/I2801626668","display_name":"AREA Science Park","ror":"https://ror.org/01dt7qh15","country_code":"IT","type":"facility","lineage":["https://openalex.org/I2801626668"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"J. Marjanovic","raw_affiliation_strings":["CAENels s.r.l., AREA Science Park \u2013 SS14, Km 163.5, Building Q1, Basovizza TS, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CAENels s.r.l., AREA Science Park \u2013 SS14, Km 163.5, Building Q1, Basovizza TS, Italy","institution_ids":["https://openalex.org/I2801626668"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079504841","display_name":"M. Gustin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2801626668","display_name":"AREA Science Park","ror":"https://ror.org/01dt7qh15","country_code":"IT","type":"facility","lineage":["https://openalex.org/I2801626668"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Gustin","raw_affiliation_strings":["CAENels s.r.l., AREA Science Park \u2013 SS14, Km 163.5, Building Q1, Basovizza TS, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CAENels s.r.l., AREA Science Park \u2013 SS14, Km 163.5, Building Q1, Basovizza TS, Italy","institution_ids":["https://openalex.org/I2801626668"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3881,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58237413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5439000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5439000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.2378000020980835,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.1703999936580658,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"time-to-digital converter","score":0.9980000257492065},{"id":"https://openalex.org/keywords/mtca-4","display_name":"MTCA.4","score":0.9259999990463257},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7799999713897705},{"id":"https://openalex.org/keywords/high-resolution-timing","display_name":"high-resolution timing","score":0.6370000243186951},{"id":"https://openalex.org/keywords/xilinx-artix-7","display_name":"Xilinx Artix-7","score":0.8539999723434448},{"id":"https://openalex.org/keywords/xilinx-virtex-5","display_name":"Xilinx Virtex-5","score":0.7879999876022339},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"analog front-end","score":0.8730000257492065},{"id":"https://openalex.org/keywords/pcie","display_name":"PCI Express","score":0.6990000009536743},{"id":"https://openalex.org/keywords/particle-detector-readout","display_name":"particle detector readout","score":0.4779999852180481}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8469080328941345},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5671290755271912},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5309659242630005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244619846343994},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.48519232869148254},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.47584983706474304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39225590229034424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36907655000686646},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3301260769367218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2915218472480774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26772814989089966},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12109598517417908},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/nssmic.2017.8533131","doi":"https://doi.org/10.1109/nssmic.2017.8533131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nssmic.2017.8533131","pdf_url":null,"source":{"id":"https://openalex.org/S4363608255","display_name":"IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)","issn_l":"1095-7863","issn":["1095-7863"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1063810","doi":null,"is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1063810","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2529095219","https://openalex.org/W2591627810"],"related_works":["https://openalex.org/W2591627810","https://openalex.org/W2000778221","https://openalex.org/W4400104262","https://openalex.org/W2766434679","https://openalex.org/W2059944403","https://openalex.org/W1971772932","https://openalex.org/W3005594458","https://openalex.org/W2901028619","https://openalex.org/W2103760225","https://openalex.org/W2024191196"],"abstract_inverted_index":{"In":[0],"this":[1],"contribution,":[2],"we":[3],"present":[4],"a":[5,14,21,32,102,164],"high-resolution":[6],"and":[7,64,135,144,158],"multi-channel":[8],"Time-to-Digital":[9],"Converter":[10],"(TDC)":[11],"realized":[12],"on":[13],"proprietary":[15],"application-oriented":[16],"FPGA-Mezzanine-Card":[17],"(FMC)":[18],"connected":[19],"with":[20,40,55],"general-purpose":[22],"Advanced-Mezzanine-Card":[23],"(AMC)":[24],"carrier":[25,156],"board":[26,99,157],"for":[27],"MTCA.4":[28],"standard":[29],"that":[30,100],"hosts":[31],"Xilinx":[33,105],"Virtex5":[34],"70T":[35],"in":[36,95],"67":[37],"nm":[38,104],"technology":[39],"10000":[41],"slices.":[42],"The":[43,86,108,130],"system":[44],"measures":[45],"at":[46],"the":[47,84,91,96,111,138,142,147,155,161],"same":[48],"time":[49],"up":[50,78],"to":[51,79,110,154,160],"16":[52,122],"input":[53],"channels":[54],"resolution":[56],"of":[57,121,141,146],"10":[58,80],"ps,":[59],"10.7":[60],"s":[61],"full-scale":[62],"range,":[63],"precision":[65],"less":[66],"than":[67],"15":[68],"ps":[69],"r.m.s.":[70],"Moreover,":[71],"each":[72],"channel":[73],"supports":[74],"multi-hit":[75],"measure":[76,148],"rate":[77],"MHz":[81],"keeping":[82],"constant":[83],"performance.":[85],"TDC":[87,112,143],"is":[88,101,132],"implemented":[89],"into":[90,137],"FPGA":[92],"device":[93],"hosted":[94],"FMC":[97,153],"daughter":[98],"28":[103],"Artix-7":[106],"XC7A200T.":[107],"inputs":[109],"are":[113,126,150],"signals":[114],"conditioned":[115],"by":[116],"an":[117],"analog":[118],"front-end":[119],"composed":[120],"comparators,":[123],"whose":[124],"thresholds":[125],"programmable":[127],"via":[128,152],"software.":[129],"measurement":[131],"totally":[133],"performed":[134,151],"decoded":[136],"FPGA.":[139],"Settings":[140],"communication":[145],"results":[149],"read-out":[159],"AMC":[162],"through":[163],"PCI-Express":[165],"link.":[166]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2018-11-29T00:00:00"}