{"id":"https://openalex.org/W2898748682","doi":"https://doi.org/10.1109/vlsic.2018.8502375","title":"An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS","display_name":"An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898748682","doi":"https://doi.org/10.1109/vlsic.2018.8502375","mag":"2898748682"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502375","doi":"https://doi.org/10.1109/vlsic.2018.8502375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502375","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007801508","display_name":"Venkata Rajesh Pamula","orcid":"https://orcid.org/0000-0002-4647-0425","observed_orcids":["https://orcid.org/0000-0002-4647-0425"]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Rajesh Pamula","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029504853","display_name":"Xun Sun","orcid":"https://orcid.org/0000-0001-5229-5179","observed_orcids":["https://orcid.org/0000-0001-5229-5179"]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xun Sun","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sung Kim","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kim","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101511314","display_name":"Fahim ur Rahman","orcid":"https://orcid.org/0000-0001-7190-9404","observed_orcids":["https://orcid.org/0000-0001-7190-9404"]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fahim ur Rahman","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Baosen Zhang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baosen Zhang","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021172765","display_name":"Visvesh Sathe","orcid":"https://orcid.org/0000-0001-7950-4495","observed_orcids":["https://orcid.org/0000-0001-7950-4495"]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Visvesh S. Sathe","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":3.1048,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.93633186,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9355000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9355000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.01940000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.01269999984651804,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/true-random-number-generator","display_name":"true random number generator","score":0.9739999771118164},{"id":"https://openalex.org/keywords/physical-random-number-generators","display_name":"physical random number generators","score":0.8119999766349792},{"id":"https://openalex.org/keywords/bias-correction","display_name":"bias correction","score":0.921999990940094},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.7480000257492065},{"id":"https://openalex.org/keywords/65-nm-cmos","display_name":"65 nm CMOS","score":0.921999990940094},{"id":"https://openalex.org/keywords/low-voltage-operation","display_name":"low-voltage operation","score":0.6800000071525574},{"id":"https://openalex.org/keywords/low-temperature-operation","display_name":"low-temperature operation","score":0.828000009059906}],"concepts":[{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.9322316646575928},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.8417074084281921},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7225132584571838},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.6615179181098938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5532575845718384},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5176963806152344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46585163474082947},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25054967403411865},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20140016078948975},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10328260064125061},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502375","doi":"https://doi.org/10.1109/vlsic.2018.8502375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502375","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1528653255","https://openalex.org/W1987434335","https://openalex.org/W2162136091"],"related_works":["https://openalex.org/W2912307172","https://openalex.org/W1608381594","https://openalex.org/W2318869941","https://openalex.org/W2095609723","https://openalex.org/W2099686261","https://openalex.org/W2292983643","https://openalex.org/W2092798673","https://openalex.org/W4391235343","https://openalex.org/W2094487134","https://openalex.org/W2010205010"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2],"robust,":[3],"all-digital":[4,59],"True":[5],"Random":[6],"Number":[7],"Generator":[8],"(TRNG)":[9],"architecture":[10],"that":[11],"efficiently":[12],"combines":[13],"low-quality":[14],"physical":[15],"random":[16],"number":[17],"generators":[18],"(PRNGs)":[19],"with":[20,45],"integrated":[21],"de-correlation":[22],"and":[23,41,67],"de-biasing.":[24],"A":[25],"65-nm":[26],"CMOS":[27,78],"TRNG":[28],"test":[29],"chip":[30],"demonstrates":[31],"NIST":[32],"test-suite":[33],"compliance":[34],"across":[35],"0.5-1.0":[36],"V":[37],"supply":[38],"voltage":[39],"$(V_{\\text{dd}})$":[40],"\u221220-100":[42],"\u00b0C,":[43],"even":[44],"significant":[46],"PRNG":[47],"entropy":[48],"$(H)$":[49],"degradation.":[50],"The":[51],"measured":[52],"2.58":[53],"pJ/bit":[54],"is":[55,73],"the":[56],"lowest":[57],"among":[58],"NIST-compliant":[60],"TRNGs.":[61],"In":[62],"terms":[63],"of":[64],"energy,":[65],"area":[66],"performance":[68],"metrics,":[69],"this":[70],"digital":[71],"implementation":[72],"especially":[74],"suited":[75],"for":[76],"advanced":[77],"process":[79],"nodes.":[80]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2018-11-09T00:00:00"}