{"id":"https://openalex.org/W2896972606","doi":"https://doi.org/10.31114/2078-7707-2018-1-69-74","title":"Development of Methods for Architecturally-oriented Resynthesis in the Computer-aided Design Flow for FPGAs","display_name":"Development of Methods for Architecturally-oriented Resynthesis in the Computer-aided Design Flow for FPGAs","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2896972606","doi":"https://doi.org/10.31114/2078-7707-2018-1-69-74","mag":"2896972606"},"language":"en","primary_location":{"id":"doi:10.31114/2078-7707-2018-1-69-74","doi":"https://doi.org/10.31114/2078-7707-2018-1-69-74","is_oa":true,"landing_page_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","pdf_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","source":{"id":"https://openalex.org/S4210171613","display_name":"Problems of advanced micro- and nanoelectronic systems development","issn_l":"2078-7707","issn":["2078-7707"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Problems of advanced micro- and nanoelectronic systems development","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"IPPM RAS","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"IPPM RAS","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005674417","display_name":"Ivan V. Tiunov","orcid":"https://orcid.org/0009-0008-6241-5451","observed_orcids":["https://orcid.org/0009-0008-6241-5451"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I.V. Tiunov","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"IPPM RAS","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"IPPM RAS","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012878670","display_name":"Ivan A. Lipatov","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I.A. Lipatov","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"IPPM RAS","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"IPPM RAS","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5013950156","display_name":"Daniil A. Zheleznikov","orcid":"https://orcid.org/0000-0003-2477-1793","observed_orcids":["https://orcid.org/0000-0003-2477-1793"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.A. Zheleznikov","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2694,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60617247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6455000042915344,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6455000042915344,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3474000096321106,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-architecture","display_name":"FPGA architecture","score":0.4569999873638153},{"id":"https://openalex.org/keywords/hardware-design-optimization","display_name":"hardware design optimization","score":0.3140000104904175}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5881789922714233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5613878965377808},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5580546259880066},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4458077847957611},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3556337356567383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26621806621551514}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.31114/2078-7707-2018-1-69-74","doi":"https://doi.org/10.31114/2078-7707-2018-1-69-74","is_oa":true,"landing_page_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","pdf_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","source":{"id":"https://openalex.org/S4210171613","display_name":"Problems of advanced micro- and nanoelectronic systems development","issn_l":"2078-7707","issn":["2078-7707"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Problems of advanced micro- and nanoelectronic systems development","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.31114/2078-7707-2018-1-69-74","doi":"https://doi.org/10.31114/2078-7707-2018-1-69-74","is_oa":true,"landing_page_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","pdf_url":"https://doi.org/10.31114/2078-7707-2018-1-69-74","source":{"id":"https://openalex.org/S4210171613","display_name":"Problems of advanced micro- and nanoelectronic systems development","issn_l":"2078-7707","issn":["2078-7707"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Problems of advanced micro- and nanoelectronic systems development","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2896972606.pdf","grobid_xml":"https://content.openalex.org/works/W2896972606.grobid-xml"},"referenced_works_count":2,"referenced_works":["https://openalex.org/W73539264","https://openalex.org/W2611795462"],"related_works":["https://openalex.org/W3206919299","https://openalex.org/W2896176992","https://openalex.org/W2181367109","https://openalex.org/W3207077600","https://openalex.org/W3141841468","https://openalex.org/W3048103875","https://openalex.org/W2311323230","https://openalex.org/W2182422519","https://openalex.org/W2897732498","https://openalex.org/W2470825796"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-09-07T09:17:50.787605","created_date":"2018-10-26T00:00:00"}