{"id":"https://openalex.org/W2889105437","doi":"https://doi.org/10.25046/aj030431","title":"Synthesis of QDI Combinational Circuits using Null Convention Logic Based on Basic Gates","display_name":"Synthesis of QDI Combinational Circuits using Null Convention Logic Based on Basic Gates","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2889105437","doi":"https://doi.org/10.25046/aj030431","mag":"2889105437"},"language":"en","primary_location":{"id":"doi:10.25046/aj030431","doi":"https://doi.org/10.25046/aj030431","is_oa":true,"landing_page_url":"https://doi.org/10.25046/aj030431","pdf_url":"https://astesj.com/?smd_process_download=1&download_id=4431","source":{"id":"https://openalex.org/S2764572829","display_name":"Advances in Science Technology and Engineering Systems Journal","issn_l":"2415-6698","issn":["2415-6698"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":"https://openalex.org/P4310316070","host_organization_name":"Advances in Science, Technology and Engineering Systems Journal (ASTESJ)","host_organization_lineage":["https://openalex.org/P4310316070"],"host_organization_lineage_names":["Advances in Science, Technology and Engineering Systems Journal (ASTESJ)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Science, Technology and Engineering Systems Journal","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://astesj.com/?smd_process_download=1&download_id=4431","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009078527","display_name":"Duarte L. Oliveira","orcid":"https://orcid.org/0000-0002-9704-6616","observed_orcids":["https://orcid.org/0000-0002-9704-6616"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Duarte Lopes de Oliveira","raw_affiliation_strings":["Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036872409","display_name":"Orlando Verducci Junior","orcid":"https://orcid.org/0000-0002-8620-8149","observed_orcids":["https://orcid.org/0000-0002-8620-8149"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Orlando Verducci","raw_affiliation_strings":["Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032301784","display_name":"Vitor L. V. Torres","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vitor Leandro Vieira Torres","raw_affiliation_strings":["Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil","institution_ids":["https://openalex.org/I107428990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085951867","display_name":"Robson Luiz Moreno","orcid":"https://orcid.org/0000-0002-1938-7685","observed_orcids":["https://orcid.org/0000-0002-1938-7685"]},"institutions":[{"id":"https://openalex.org/I8165072","display_name":"Universidade Federal de Itajub\u00e1","ror":"https://ror.org/00235nr42","country_code":"BR","type":"education","lineage":["https://openalex.org/I8165072"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Robson Moreno","raw_affiliation_strings":["IESTI, Federal University of Itajub\u00e1, 35903-087, Itajub\u00e1 -MG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IESTI, Federal University of Itajub\u00e1, 35903-087, Itajub\u00e1 -MG, Brazil","institution_ids":["https://openalex.org/I8165072"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112249506","display_name":"Lester A. Faria","orcid":"https://orcid.org/0000-0003-1785-446X","observed_orcids":["https://orcid.org/0000-0003-1785-446X"]},"institutions":[{"id":"https://openalex.org/I107428990","display_name":"Instituto Tecnol\u00f3gico de Aeron\u00e1utica","ror":"https://ror.org/05vh67662","country_code":"BR","type":"education","lineage":["https://openalex.org/I107428990"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lester de Abreu Faria","raw_affiliation_strings":["Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Engineering Division, Technological Institute of Aeronautics, 12227-000, S\u00e3o Jos\u00e9 dos Campos -SP, Brazil","institution_ids":["https://openalex.org/I107428990"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009078527"],"corresponding_institution_ids":["https://openalex.org/I107428990"],"apc_list":null,"apc_paid":null,"fwci":0.1914,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.46241837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":97},"biblio":{"volume":"3","issue":"4","first_page":"308","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5673999786376953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5673999786376953,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4097000062465668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quasi-delay-insensitive-circuits","display_name":"quasi-delay-insensitive circuits","score":0.9430000185966492},{"id":"https://openalex.org/keywords/null-convention-logic","display_name":"null convention logic","score":0.9440000057220459},{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.8149999976158142},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7559999823570251},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.7379999756813049}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6610802412033081},{"id":"https://openalex.org/C203763787","wikidata":"https://www.wikidata.org/wiki/Q371029","display_name":"Null (SQL)","level":2,"score":0.5543665885925293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4612983167171478},{"id":"https://openalex.org/C2780608745","wikidata":"https://www.wikidata.org/wiki/Q367293","display_name":"Convention","level":2,"score":0.442499577999115},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43503713607788086},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29025620222091675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23393958806991577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17812323570251465},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.17552858591079712},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.12647658586502075},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10458269715309143},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.08830243349075317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.25046/aj030431","doi":"https://doi.org/10.25046/aj030431","is_oa":true,"landing_page_url":"https://doi.org/10.25046/aj030431","pdf_url":"https://astesj.com/?smd_process_download=1&download_id=4431","source":{"id":"https://openalex.org/S2764572829","display_name":"Advances in Science Technology and Engineering Systems Journal","issn_l":"2415-6698","issn":["2415-6698"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":"https://openalex.org/P4310316070","host_organization_name":"Advances in Science, Technology and Engineering Systems Journal (ASTESJ)","host_organization_lineage":["https://openalex.org/P4310316070"],"host_organization_lineage_names":["Advances in Science, Technology and Engineering Systems Journal (ASTESJ)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Science, Technology and Engineering Systems Journal","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.25046/aj030431","doi":"https://doi.org/10.25046/aj030431","is_oa":true,"landing_page_url":"https://doi.org/10.25046/aj030431","pdf_url":"https://astesj.com/?smd_process_download=1&download_id=4431","source":{"id":"https://openalex.org/S2764572829","display_name":"Advances in Science Technology and Engineering Systems Journal","issn_l":"2415-6698","issn":["2415-6698"],"is_oa":true,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20"],"host_organization":"https://openalex.org/P4310316070","host_organization_name":"Advances in Science, Technology and Engineering Systems Journal (ASTESJ)","host_organization_lineage":["https://openalex.org/P4310316070"],"host_organization_lineage_names":["Advances in Science, Technology and Engineering Systems Journal (ASTESJ)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Science, Technology and Engineering Systems Journal","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2889105437.pdf","grobid_xml":"https://content.openalex.org/works/W2889105437.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1484446818","https://openalex.org/W1975331880","https://openalex.org/W1992723344","https://openalex.org/W2023686814","https://openalex.org/W2029005287","https://openalex.org/W2029430885","https://openalex.org/W2052771421","https://openalex.org/W2080816816","https://openalex.org/W2117299791","https://openalex.org/W2130236131","https://openalex.org/W2134829921","https://openalex.org/W2137458827","https://openalex.org/W2147258698","https://openalex.org/W2147779504","https://openalex.org/W2171702487","https://openalex.org/W2589011579","https://openalex.org/W2765400723"],"related_works":["https://openalex.org/W2765400723","https://openalex.org/W2780062369","https://openalex.org/W4294675083","https://openalex.org/W3094451266","https://openalex.org/W4386918865","https://openalex.org/W4313225242","https://openalex.org/W4367663047","https://openalex.org/W2129791908","https://openalex.org/W2978753127","https://openalex.org/W4308822766"],"abstract_inverted_index":{"Currently,":[0],"synchronous":[1],"digital":[2],"circuits":[3,56,66,111,164],"(SDC)":[4],"may":[5],"require":[6],"certain":[7,104],"design":[8,17,43,53,62,80],"conditions,":[9],"such":[10],"as":[11,49,93,95],"power":[12],"consumption,":[13],"robustness,":[14],"performance,":[15],"etc.These":[16],"conditions":[18],"are":[19,26,85,101,112,165],"more":[20],"difficult":[21],"to":[22,52,87,103],"satisfy":[23,60],"when":[24],"SDC":[25],"implemented":[27,166],"in":[28,36,139,167],"VLSI":[29],"(Very":[30],"Large":[31],"Scale":[32],"Integration)":[33],"technology":[34,55,79],"and":[35,57,90,99,124,135,155],"the":[37,77,143,168],"deep-sub-micron":[38],"MOS":[39],"(DSM-MOS)":[40],"technology.The":[41],"asynchronous":[42,71],"style":[44,107],"has":[45],"properties":[46,75],"that":[47,170],"serve":[48],"an":[50,133,136],"alternative":[51],"DSM-MOS":[54,78],"it":[58,125],"can":[59,126],"these":[61],"conditions.Quasi":[63],"Delay-Insensitive":[64],"(QDI)":[65],"is":[67,81],"a":[68,128],"class":[69],"of":[70,108,145],"circuits,":[72,117],"they":[73,84,100,119],"have":[74],"where":[76],"applied,":[82],"because":[83,118],"robust":[86],"noise,":[88],"temperature":[89],"voltage":[91],"variations,":[92],"well":[94],"low":[96],"electromagnetic":[97],"emissions,":[98],"tolerant":[102],"faults.An":[105],"interesting":[106],"QDI":[109,162],"combinational":[110,163],"NCL":[113,146,173],"(NULL":[114],"Convention":[115],"Logic)":[116],"accept":[120],"conventional":[121],"Boolean":[122],"functions":[123],"achieve":[127],"better":[129],"optimization.This":[130],"paper":[131],"presents":[132],"approach":[134,169],"architecture":[137],"based":[138],"basic":[140],"gates":[141],"for":[142],"synthesis":[144],"gates,":[147],"therefore":[148],"its":[149],"implementation":[150],"uses":[151,171],"only":[152,172],"standard":[153],"libraries":[154],"Field":[156],"Programmable":[157],"Gate":[158],"Array":[159],"(FPGA).The":[160],"proposed":[161],"gates.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2018-09-07T00:00:00"}