{"id":"https://openalex.org/W2883783071","doi":"https://doi.org/10.1109/jssc.2018.2849390","title":"A $4\\times45$ Gb/s Two-Tap FFE VCSEL Driver in 14-nm FinFET CMOS Suitable for Burst Mode Operation","display_name":"A $4\\times45$ Gb/s Two-Tap FFE VCSEL Driver in 14-nm FinFET CMOS Suitable for Burst Mode Operation","publication_year":2018,"publication_date":"2018-07-19","ids":{"openalex":"https://openalex.org/W2883783071","doi":"https://doi.org/10.1109/jssc.2018.2849390","mag":"2883783071"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2018.2849390","doi":"https://doi.org/10.1109/jssc.2018.2849390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2849390","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074","observed_orcids":["https://orcid.org/0000-0003-0044-3074"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammad Mahdi Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-0044-3074","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065616602","display_name":"Guido Belfiore","orcid":"https://orcid.org/0000-0002-4741-7909","observed_orcids":["https://orcid.org/0000-0002-4741-7909"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Guido Belfiore","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-4741-7909","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001786375","display_name":"Jan Pl\u00edva","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Pliva","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077738868","display_name":"Ronny Henker","orcid":"https://orcid.org/0000-0002-1851-6828","observed_orcids":["https://orcid.org/0000-0002-1851-6828"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronny Henker","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1851-6828","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479","observed_orcids":["https://orcid.org/0000-0001-6714-0479"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.4786,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.59556277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":"53","issue":"9","first_page":"2686","last_page":"2695"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9779999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9779999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.006200000178068876,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.002899999963119626,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vcsel-driver","display_name":"VCSEL driver","score":0.9800000190734863},{"id":"https://openalex.org/keywords/vertical-cavity-surface-emitting-lasers","display_name":"vertical-cavity surface-emitting lasers","score":0.9520000219345093},{"id":"https://openalex.org/keywords/feed-forward-equalizer","display_name":"feed-forward equalizer","score":0.9620000123977661},{"id":"https://openalex.org/keywords/burst-mode-operation","display_name":"burst mode operation","score":0.8709999918937683},{"id":"https://openalex.org/keywords/energy-consumption-reduction","display_name":"energy consumption reduction","score":0.33000001311302185},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.5350000262260437}],"concepts":[{"id":"https://openalex.org/C106246969","wikidata":"https://www.wikidata.org/wiki/Q2009618","display_name":"Vertical-cavity surface-emitting laser","level":3,"score":0.81831294298172},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8007515072822571},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.7382614612579346},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.5047332048416138},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4880932569503784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44515591859817505},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44159987568855286},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4406871497631073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4233206808567047},{"id":"https://openalex.org/C520434653","wikidata":"https://www.wikidata.org/wiki/Q38867","display_name":"Laser","level":2,"score":0.4195452928543091},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.40589872002601624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35635435581207275},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3563399314880371},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34771448373794556},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.3032808303833008},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20215988159179688},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18583104014396667},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17728766798973083},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2018.2849390","doi":"https://doi.org/10.1109/jssc.2018.2849390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2018.2849390","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[{"id":"https://openalex.org/G7463416890","display_name":null,"funder_award_id":"619197","funder_id":"https://openalex.org/F4320333065","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1988150362","https://openalex.org/W2030249347","https://openalex.org/W2034525900","https://openalex.org/W2075729875","https://openalex.org/W2092833215","https://openalex.org/W2100229807","https://openalex.org/W2127111502","https://openalex.org/W2346864961","https://openalex.org/W2496057714","https://openalex.org/W2513721105","https://openalex.org/W2552275234","https://openalex.org/W2734852762","https://openalex.org/W2740445495","https://openalex.org/W2741406257","https://openalex.org/W2744381322","https://openalex.org/W2744570148","https://openalex.org/W2767500635","https://openalex.org/W4234682775","https://openalex.org/W6742569535"],"related_works":["https://openalex.org/W2767500635","https://openalex.org/W2781288589","https://openalex.org/W2734852762","https://openalex.org/W4387411272","https://openalex.org/W4316022170","https://openalex.org/W4390693308","https://openalex.org/W2753313234","https://openalex.org/W3094377608","https://openalex.org/W4394744164","https://openalex.org/W4416726754"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,23,106,172],"high-swing":[4,66],"vertical-cavity":[5],"surface-emitting":[6],"laser":[7],"(VCSEL)":[8],"driver":[9,45,192],"with":[10,26,65,131,155],"two-tap":[11],"feed-forward":[12],"equalizer":[13],"(FFE)":[14],"in":[15,108,146,193],"14-nm":[16],"FinFET":[17],"CMOS":[18,195],"technology.":[19],"The":[20,126,163],"design":[21,187],"features":[22],"standby":[24],"mode":[25,203],"power-ON":[27],"time":[28],"below":[29,168],"10":[30],"ns":[31],"and":[32,49,57,116,141,145],"86%":[33],"of":[34,43,80,105,175,183,201],"power":[35,165,173],"saving.":[36],"Based":[37],"on":[38,51],"system-level":[39],"simulations,":[40],"the":[41,44,52,62,70,78,81,88,102,109,114,148,181,189],"impact":[42],"swing,":[46],"tap":[47],"delay,":[48],"weight":[50],"optical":[53],"eye-opening":[54],"is":[55,59,91,129,136,167,188,198],"studied":[56],"it":[58],"shown":[60],"that":[61],"FFE":[63],"combined":[64],"driving":[67],"can":[68,119],"improve":[69],"output":[71,89],"eye":[72],"at":[73,152],"rates":[74],"beyond":[75],"two":[76,132],"times":[77],"bandwidth":[79],"VCSEL.":[82],"By":[83],"applying":[84],"an":[85],"extra":[86],"supply,":[87],"stage":[90],"optimized":[92],"to":[93,122,138],"provide":[94],"high":[95],"swing":[96],"(0.65":[97],"V)":[98],"without":[99],"suffering":[100],"from":[101],"slow":[103],"response":[104],"transistor":[107],"triode":[110],"region.":[111],"In":[112],"addition,":[113],"bias":[115],"modulation":[117],"currents":[118],"be":[120],"adjusted":[121],"accommodate":[123],"different":[124],"VCSELs.":[125],"designed":[127],"circuit":[128],"tested":[130],"VCSEL":[133,191],"types.":[134],"It":[135],"bonded":[137],"common-cathode":[139],"20":[140],"18":[142],"GHz":[143],"VCSELs,":[144],"both":[147],"cases,":[149],"data":[150],"transmission":[151],"45":[153],"Gb/s":[154],"bit":[156],"error":[157],"rate":[158],"lower":[159],"than":[160,177],"10-12is":[161],"measured.":[162],"total":[164],"dissipation":[166],"100":[169],"mW,":[170],"providing":[171],"efficiency":[174],"better":[176],"2.11":[178],"pJ/bit.":[179],"To":[180],"best":[182],"our":[184],"knowledge,":[185],"this":[186],"fastest":[190],"any":[194],"technology,":[196],"which":[197],"also":[199],"capable":[200],"burst":[202],"operation.":[204]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2018-08-03T00:00:00"}