{"id":"https://openalex.org/W2883232255","doi":"https://doi.org/10.1109/tcsi.2018.2851294","title":"A 25-Gb/s 270-mW Time-to-Digital Converter-Based $8{\\times}$ Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS","display_name":"A 25-Gb/s 270-mW Time-to-Digital Converter-Based $8{\\times}$ Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS","publication_year":2018,"publication_date":"2018-07-19","ids":{"openalex":"https://openalex.org/W2883232255","doi":"https://doi.org/10.1109/tcsi.2018.2851294","mag":"2883232255"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2018.2851294","doi":"https://doi.org/10.1109/tcsi.2018.2851294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2851294","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101442025","display_name":"Sami Ur Rehman","orcid":"https://orcid.org/0000-0002-7261-0268","observed_orcids":["https://orcid.org/0000-0002-7261-0268","https://orcid.org/0009-0001-4441-7137"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sami Ur Rehman","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0002-7261-0268","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074","observed_orcids":["https://orcid.org/0000-0003-0044-3074"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammad Mahdi Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-0044-3074","affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160","observed_orcids":["https://orcid.org/0000-0001-9147-0160"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Corrado Carta","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479","observed_orcids":["https://orcid.org/0000-0001-6714-0479"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.9511,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.72438932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":"65","issue":"11","first_page":"3720","last_page":"3733"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.8446999788284302,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.8446999788284302,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.12610000371932983,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.019700000062584877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"time-to-digital converter","score":0.9929999709129333},{"id":"https://openalex.org/keywords/input-delay","display_name":"input delay","score":0.6470000147819519},{"id":"https://openalex.org/keywords/high-speed-serial-links","display_name":"high-speed serial links","score":0.765999972820282},{"id":"https://openalex.org/keywords/energy-efficient-receivers","display_name":"energy-efficient receivers","score":0.5740000009536743},{"id":"https://openalex.org/keywords/45-nm-soi-cmos","display_name":"45-nm SOI CMOS","score":0.8709999918937683},{"id":"https://openalex.org/keywords/25-gb-s","display_name":"25 Gb/s","score":0.8199999928474426}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.923102617263794},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5819728374481201},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4383557140827179},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4153783917427063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40299198031425476},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38421833515167236},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31494593620300293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24211308360099792},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.21976187825202942}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2018.2851294","doi":"https://doi.org/10.1109/tcsi.2018.2851294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2018.2851294","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1981422042","https://openalex.org/W2001401419","https://openalex.org/W2003473732","https://openalex.org/W2011158600","https://openalex.org/W2031726803","https://openalex.org/W2038659906","https://openalex.org/W2077128710","https://openalex.org/W2093899787","https://openalex.org/W2103486973","https://openalex.org/W2103898286","https://openalex.org/W2104274980","https://openalex.org/W2105638302","https://openalex.org/W2111146745","https://openalex.org/W2127305782","https://openalex.org/W2128347794","https://openalex.org/W2129182275","https://openalex.org/W2133019626","https://openalex.org/W2137221607","https://openalex.org/W2144620566","https://openalex.org/W2156576549","https://openalex.org/W2164002677","https://openalex.org/W2165437594","https://openalex.org/W2170922705","https://openalex.org/W2291503793","https://openalex.org/W2292650154","https://openalex.org/W2313921896","https://openalex.org/W2585407760","https://openalex.org/W2592973697","https://openalex.org/W2594644053","https://openalex.org/W2602994718","https://openalex.org/W2752661406","https://openalex.org/W2790255200","https://openalex.org/W2793023125","https://openalex.org/W2794061908","https://openalex.org/W6645759564","https://openalex.org/W6669727092","https://openalex.org/W6697045731","https://openalex.org/W6734601217","https://openalex.org/W6734697927","https://openalex.org/W6748454123","https://openalex.org/W6749245968","https://openalex.org/W6749633364"],"related_works":["https://openalex.org/W7099511260","https://openalex.org/W2794594797","https://openalex.org/W7097930460","https://openalex.org/W2105696031","https://openalex.org/W2012877966","https://openalex.org/W2090950954","https://openalex.org/W3141549138","https://openalex.org/W2113577155","https://openalex.org/W7096001659","https://openalex.org/W2906869815"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,34,41,67,74,100],"time-to-digital":[4],"converter-based":[5],"oversampling":[6,69,94,169,181],"input-delayed":[7],"multi-standard":[8],"adaptable":[9],"data-receiver":[10,79,136],"architecture":[11],"which":[12],"digitizes":[13],"transitions/threshold-crossings":[14],"and":[15,54,124,128,142,168,171],"inter-transition":[16],"distances":[17,56],"inside":[18,40],"time-varying":[20],"binary":[21,36,71,89],"input":[22,37,88,118],"symbol":[23,38,90,114],"sequence.":[24],"The":[25,44,59,78,151,159],"presented":[26],"circuit":[27,107,152],"works":[28],"by":[29,111],"sampling":[30],"delayed":[31],"replicas":[32],"of":[33,51,96,140,148,164],"threshold-crossing":[35],"sequence":[39],"differential":[42],"delay-line.":[43],"resulting":[45],"sampled":[46],"digital":[47],"word":[48],"carries":[49],"information":[50],"the":[52,55,105,135,165,173,180],"threshold-crossings":[53],"between":[57],"them.":[58],"proposed":[60,160],"64-tapped":[61],"adaptable-delay-line-based":[62],"design":[63],"is":[64,108],"intended":[65],"as":[66],"high-rate":[68],"baseband":[70],"quantizer":[72],"for":[73],"high-speed":[75],"serial":[76],"link.":[77],"has":[80],"been":[81],"demonstrated":[82],"to":[83,86,126],"digitize":[84],"up":[85],"25-Gb/s":[87],"sequences":[91,115],"with":[92,179],"an":[93,144],"ratio":[95],"eight.":[97],"Designed":[98],"in":[99],"45-nm":[101],"SOI":[102],"CMOS":[103],"process,":[104],"receiver":[106,161,183],"fully":[109],"characterized":[110],"applying":[112],"different":[113],"at":[116],"its":[117,121],"while":[119],"setting":[120],"time":[122],"resolution":[123],"dynamic-range/delay":[125],"5":[127],"320":[129],"ps,":[130],"respectively.":[131],"Under":[132],"these":[133],"conditions,":[134],"consumes":[137],"270":[138],"mW":[139],"power,":[141],"achieves":[143],"energy":[145,175],"conversion":[146,176],"figure":[147],"1.62-4.32":[149],"pJ/sampled-digital-bit.":[150],"occupies":[153],"0.24":[154],"mm2of":[155],"active":[156],"silicon":[157],"area.":[158],"offers":[162],"one":[163],"highest":[166],"time-resolution":[167],"factor,":[170],"among":[172],"best":[174],"figures":[177],"compared":[178],"time-mode":[182],"architectures":[184],"reported":[185],"so":[186],"far.":[187]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2018-08-03T00:00:00"}