{"id":"https://openalex.org/W2829683544","doi":"https://doi.org/10.1109/iscaie.2018.8405440","title":"Concurrent MAC unit design using VHDL for deep learning networks on FPGA","display_name":"Concurrent MAC unit design using VHDL for deep learning networks on FPGA","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2829683544","doi":"https://doi.org/10.1109/iscaie.2018.8405440","mag":"2829683544"},"language":"en","primary_location":{"id":"doi:10.1109/iscaie.2018.8405440","doi":"https://doi.org/10.1109/iscaie.2018.8405440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscaie.2018.8405440","pdf_url":null,"source":{"id":"https://openalex.org/S7407088870","display_name":"IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006892783","display_name":"Hossam O. Ahmed","orcid":"https://orcid.org/0000-0002-6825-9786","observed_orcids":["https://orcid.org/0000-0002-6825-9786"]},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hossam O. Ahmed","raw_affiliation_strings":["Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056157768","display_name":"Maged Ghoneima","orcid":"https://orcid.org/0000-0002-7911-5235","observed_orcids":["https://orcid.org/0000-0002-7911-5235"]},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Maged Ghoneima","raw_affiliation_strings":["Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111972259","display_name":"Mohamed Amin Dessouky","orcid":"https://orcid.org/0000-0003-3829-6284","observed_orcids":["https://orcid.org/0000-0003-3829-6284"]},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107720978"],"apc_list":null,"apc_paid":null,"fwci":2.5795,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91279273,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.41019999980926514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.41019999980926514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.21739999949932098,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.1468999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiply-accumulate-unit","display_name":"multiply-accumulate unit","score":0.9539999961853027},{"id":"https://openalex.org/keywords/fpga-accelerator","display_name":"FPGA accelerator","score":0.5830000042915344},{"id":"https://openalex.org/keywords/convolutional-neural-networks","display_name":"convolutional neural networks","score":0.9549999833106995},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"fixed-point arithmetic","score":0.8730000257492065},{"id":"https://openalex.org/keywords/deep-neural-network-acceleration","display_name":"deep neural network acceleration","score":0.6830000281333923},{"id":"https://openalex.org/keywords/real-time-inference","display_name":"real-time inference","score":0.5400000214576721},{"id":"https://openalex.org/keywords/vhdl-design","display_name":"VHDL design","score":0.7599999904632568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8240684866905212},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8006463050842285},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7508234977722168},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5757832527160645},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.540327250957489},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5303668975830078},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5241953730583191},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5175713300704956},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4989166259765625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46863818168640137},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3831428289413452},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34682556986808777}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscaie.2018.8405440","doi":"https://doi.org/10.1109/iscaie.2018.8405440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscaie.2018.8405440","pdf_url":null,"source":{"id":"https://openalex.org/S7407088870","display_name":"IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2003799216","https://openalex.org/W2177838837","https://openalex.org/W2278433511","https://openalex.org/W2337344472","https://openalex.org/W2604814848","https://openalex.org/W2609703521","https://openalex.org/W2616014673","https://openalex.org/W2762374354","https://openalex.org/W6685682220"],"related_works":["https://openalex.org/W7216737018","https://openalex.org/W2900338180","https://openalex.org/W2901548170","https://openalex.org/W2762374354","https://openalex.org/W2795961274","https://openalex.org/W4391586243","https://openalex.org/W4381331967","https://openalex.org/W7203754538","https://openalex.org/W2971946864","https://openalex.org/W2613938013"],"abstract_inverted_index":{"Deep":[0],"neural":[1,74],"network":[2,75],"algorithms":[3],"have":[4],"proven":[5],"their":[6],"enormous":[7],"capabilities":[8],"in":[9,17,44,49],"wide":[10],"range":[11],"of":[12,64,86,116],"artificial":[13],"intelligence":[14],"applications,":[15],"specially":[16],"Printed/Handwritten":[18],"text":[19],"recognition,":[20],"Multimedia":[21],"processing,":[22],"Robotics":[23],"and":[24,82,123,147],"many":[25],"other":[26],"high":[27,84],"end":[28],"technological":[29],"trends.":[30],"The":[31,133],"most":[32],"challenging":[33],"aspect":[34],"nowadays":[35],"is":[36,142],"to":[37,78,103,154],"overcome":[38],"the":[39,53,65,72,83,93,110,119,128],"extremely":[40],"computational":[41,151],"processing":[42],"demands":[43],"applying":[45],"such":[46],"algorithms,":[47],"especially":[48],"real-time":[50],"systems.":[51],"Recently,":[52],"Field":[54],"Programmable":[55],"Gate":[56],"Array":[57],"(FPGA)":[58],"has":[59],"been":[60],"considered":[61],"as":[62],"one":[63],"optimum":[66],"hardware":[67],"accelerator":[68],"platform":[69],"for":[70,109],"accelerating":[71],"deep":[73],"architectures":[76],"due":[77],"its":[79],"large":[80],"adaptability":[81],"degree":[85],"parallelism":[87],"it":[88],"offers.":[89],"In":[90],"this":[91],"paper,":[92],"proposed":[94,134],"8-bits":[95,135],"fixed-point":[96,136],"parallel":[97,137],"multiply-accumulate":[98,138],"(MAC)":[99,139],"unit":[100,108,140],"architecture":[101,130,141],"aimed":[102],"create":[104],"a":[105,150],"fully-customize":[106],"MAC":[107],"Convolutional":[111],"Neural":[112],"Networks":[113],"(CNN)":[114],"instead":[115],"depending":[117],"on":[118,127],"conventional":[120],"DSP":[121],"blocks":[122],"embedded":[124],"memories":[125],"units":[126],"FPGAs":[129],"silicon":[131],"fabrics.":[132],"designed":[143],"using":[144,161],"VHDL":[145],"language":[146],"can":[148],"performs":[149],"speed":[152],"up":[153],"4.17":[155],"Giga":[156],"Operation":[157],"per":[158],"Second":[159],"(GOPS)":[160],"high-density":[162],"FPGAs.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2018-07-19T00:00:00"}