{"id":"https://openalex.org/W2809370239","doi":"https://doi.org/10.1109/mssc.2018.2822862","title":"Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation","display_name":"Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2809370239","doi":"https://doi.org/10.1109/mssc.2018.2822862","mag":"2809370239"},"language":"en","primary_location":{"id":"doi:10.1109/mssc.2018.2822862","doi":"https://doi.org/10.1109/mssc.2018.2822862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mssc.2018.2822862","pdf_url":null,"source":{"id":"https://openalex.org/S1017394892","display_name":"IEEE Solid-State Circuits Magazine","issn_l":"1943-0582","issn":["1943-0582","1943-0590"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Magazine","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111492026","display_name":"Stephen Trimberger","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen M. Steve Trimberger","raw_affiliation_strings":["Xilinx, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111492026"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":3.2481,"has_fulltext":false,"cited_by_count":85,"citation_normalized_percentile":{"value":0.92787167,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"10","issue":"2","first_page":"16","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6815999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6815999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2964000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0052999998442828655,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.9980000257492065},{"id":"https://openalex.org/keywords/fpga-architecture","display_name":"FPGA architecture","score":0.5870000123977661},{"id":"https://openalex.org/keywords/moore-s-law","display_name":"Moore's law","score":0.8560000061988831},{"id":"https://openalex.org/keywords/process-technology-scaling","display_name":"process technology scaling","score":0.7990000247955322},{"id":"https://openalex.org/keywords/fpga-design-tools","display_name":"FPGA design tools","score":0.6209999918937683},{"id":"https://openalex.org/keywords/fpga-applications","display_name":"FPGA applications","score":0.8289999961853027},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.5849999785423279},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"cost reduction","score":0.5649999976158142}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9401320219039917},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6121312379837036},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5606980919837952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.547056257724762},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.4803667962551117},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44069749116897583},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.42357540130615234},{"id":"https://openalex.org/C2985973956","wikidata":"https://www.wikidata.org/wiki/Q1617745","display_name":"High energy","level":2,"score":0.4108770191669464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3142727017402649},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13711747527122498},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13675177097320557},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.07647600769996643},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mssc.2018.2822862","doi":"https://doi.org/10.1109/mssc.2018.2822862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mssc.2018.2822862","pdf_url":null,"source":{"id":"https://openalex.org/S1017394892","display_name":"IEEE Solid-State Circuits Magazine","issn_l":"1943-0582","issn":["1943-0582","1943-0590"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Solid-State Circuits Magazine","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1492991270","https://openalex.org/W1523051745","https://openalex.org/W1545914085","https://openalex.org/W1599892290","https://openalex.org/W1600749316","https://openalex.org/W1604136049","https://openalex.org/W1964175462","https://openalex.org/W1964761923","https://openalex.org/W1966573088","https://openalex.org/W1972395546","https://openalex.org/W1974169079","https://openalex.org/W1977850862","https://openalex.org/W1978615928","https://openalex.org/W2000921084","https://openalex.org/W2001824086","https://openalex.org/W2006312753","https://openalex.org/W2007049691","https://openalex.org/W2008694370","https://openalex.org/W2098335003","https://openalex.org/W2105715355","https://openalex.org/W2116094656","https://openalex.org/W2139637699","https://openalex.org/W2141597697","https://openalex.org/W2144141446","https://openalex.org/W2145767761","https://openalex.org/W2147139403","https://openalex.org/W2148658001","https://openalex.org/W2150405043","https://openalex.org/W2155814884","https://openalex.org/W2166029537","https://openalex.org/W2168244800","https://openalex.org/W2168732909","https://openalex.org/W2169333805","https://openalex.org/W2171769031","https://openalex.org/W2275304190","https://openalex.org/W3143893630","https://openalex.org/W4213180405","https://openalex.org/W6632842584","https://openalex.org/W6643345213","https://openalex.org/W6998728838"],"related_works":["https://openalex.org/W2171768221","https://openalex.org/W2407958026","https://openalex.org/W2467715490","https://openalex.org/W2124463612","https://openalex.org/W6911098796","https://openalex.org/W3130162703","https://openalex.org/W2078773137","https://openalex.org/W2538408664","https://openalex.org/W2956070530","https://openalex.org/W7097346844"],"abstract_inverted_index":{"Since":[0],"their":[1,118],"introduction,":[2],"field":[3],"programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"have":[8,33,45,69,83],"grown":[9],"in":[10,21,73,95],"capacity":[11],"by":[12,23,36,48],"more":[13,37,58],"than":[14,38,60],"a":[15,24,39,80,128],"factor":[16,25,40],"of":[17,26,41,66,89,101,105,110,130,134],"10":[18],"000":[19],"and":[20,29,77,107,116,121],"performance":[22],"100.":[27],"Cost":[28],"energy":[30],"per":[31],"operation":[32],"both":[34],"decreased":[35],"1000.":[42],"These":[43,91],"advances":[44],"been":[46],"fueled":[47],"process":[49],"technology":[50,62],"scaling,":[51],"but":[52],"the":[53,131],"FPGA":[54,74],"story":[55],"is":[56],"much":[57],"complex":[59],"simple":[61],"scaling.":[63],"Quantitative":[64],"effects":[65],"Moore?s":[67],"Law":[68],"driven":[70],"qualitative":[71],"changes":[72],"architecture,":[75],"applications":[76],"tools.":[78],"As":[79],"consequence,":[81],"FPGAs":[82],"passed":[84],"through":[85],"several":[86],"distinct":[87],"phases":[88],"development.":[90],"phases,":[92],"termed":[93],"\"Ages\"":[94],"this":[96],"paper,":[97],"are":[98],"The":[99,103,108,124],"Age":[100,104,109,133],"Invention,":[102],"Expansion":[106],"Accumulation.":[111],"This":[112],"paper":[113,125],"summarizes":[114],"each":[115],"discusses":[117],"driving":[119],"pressures":[120],"fundamental":[122],"characteristics.":[123],"concludes":[126],"with":[127],"vision":[129],"upcoming":[132],"FPGAs.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2018-06-29T00:00:00"}