{"id":"https://openalex.org/W2808635328","doi":"https://doi.org/10.1109/aset.2018.8379850","title":"FPGA implementation of self-reconfigurable fuzzy logic controller","display_name":"FPGA implementation of self-reconfigurable fuzzy logic controller","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2808635328","doi":"https://doi.org/10.1109/aset.2018.8379850","mag":"2808635328"},"language":"en","primary_location":{"id":"doi:10.1109/aset.2018.8379850","doi":"https://doi.org/10.1109/aset.2018.8379850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aset.2018.8379850","pdf_url":null,"source":{"id":"https://openalex.org/S7407087967","display_name":"IEEE International Conference on Advanced Systems and Emergent Technologies (IC_ASET)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advanced Systems and Electric Technologies (IC_ASET)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113658205","display_name":"Hedi Abdelkrim","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Hedi Abdelkrim","raw_affiliation_strings":["Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082402397","display_name":"Slim Ben Othman","orcid":"https://orcid.org/0000-0002-1718-1165","observed_orcids":["https://orcid.org/0000-0002-1718-1165"]},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Slim Ben Othman","raw_affiliation_strings":["Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039476587","display_name":"Slim Ben Saoud","orcid":"https://orcid.org/0000-0003-4959-6901","observed_orcids":["https://orcid.org/0000-0003-4959-6901"]},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Slim Ben Saoud","raw_affiliation_strings":["Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire des Syst\u00e8mes Avanc\u00e9s LSA EPT, Carthage University, La Marsa, Tunisia","institution_ids":["https://openalex.org/I179097149"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I179097149"],"apc_list":null,"apc_paid":null,"fwci":0.1826,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.31758091,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"81","issue":null,"first_page":"151","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.017400000244379044,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.004000000189989805,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fuzzy-logic-controller","display_name":"fuzzy logic controller","score":0.8399999737739563},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7900000214576721},{"id":"https://openalex.org/keywords/partial-reconfiguration","display_name":"partial reconfiguration","score":0.9330000281333923},{"id":"https://openalex.org/keywords/reconfigurable-system-on-chip","display_name":"reconfigurable system-on-chip","score":0.9290000200271606},{"id":"https://openalex.org/keywords/self-reconfigurable-systems","display_name":"self-reconfigurable systems","score":0.8199999928474426},{"id":"https://openalex.org/keywords/zynq","display_name":"Zynq","score":0.6990000009536743},{"id":"https://openalex.org/keywords/zedboard","display_name":"ZedBoard","score":0.6230000257492065},{"id":"https://openalex.org/keywords/electromechanical-systems","display_name":"electromechanical systems","score":0.8349999785423279}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8958221673965454},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8602468967437744},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7503434419631958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7066589593887329},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6625555753707886},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.6245943307876587},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5982908606529236},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5843614935874939},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5178868770599365},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5123628377914429},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4679281711578369},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42882683873176575},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.4251707196235657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40322327613830566},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35899055004119873},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3198174238204956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08114513754844666},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0683039128780365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aset.2018.8379850","doi":"https://doi.org/10.1109/aset.2018.8379850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aset.2018.8379850","pdf_url":null,"source":{"id":"https://openalex.org/S7407087967","display_name":"IEEE International Conference on Advanced Systems and Emergent Technologies (IC_ASET)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Conference on Advanced Systems and Electric Technologies (IC_ASET)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977696296","https://openalex.org/W2059717480","https://openalex.org/W2080346154","https://openalex.org/W2085614936","https://openalex.org/W2162805417","https://openalex.org/W2287747432","https://openalex.org/W2403128221","https://openalex.org/W2466972281","https://openalex.org/W2513016052","https://openalex.org/W2584364807","https://openalex.org/W2737155017","https://openalex.org/W2766070460"],"related_works":["https://openalex.org/W2150084614","https://openalex.org/W2539517092","https://openalex.org/W2138793112","https://openalex.org/W4391813818","https://openalex.org/W11470111","https://openalex.org/W205775789","https://openalex.org/W2083250689","https://openalex.org/W1992683606","https://openalex.org/W2141411811","https://openalex.org/W2362868209"],"abstract_inverted_index":{"Nowadays,":[0],"new":[1],"system":[2,72,83],"design":[3,47],"requirements":[4],"are":[5],"increasing":[6],"more":[7],"and":[8,64,97],"more.":[9],"Even":[10],"though,":[11],"the":[12,23,67,80,82,89,98,101],"SoC":[13],"FPGA":[14,50],"based":[15,51],"is":[16,29,73],"a":[17,30,45,70],"good":[18],"choice":[19],"given":[20],"their":[21],"flexibility,":[22],"Reconfigurable":[24],"System":[25],"on":[26,76],"Chip":[27],"(RSoC)":[28],"better":[31],"flexible":[32],"solution":[33],"that":[34],"allows":[35],"chip":[36],"Partial":[37],"Reconfiguration":[38],"(PR).":[39],"In":[40,59],"this":[41],"study,":[42],"we":[43],"present":[44],"PR":[46],"approach":[48,102],"of":[49,66,79,88,100],"Fuzzy":[52],"Logic":[53],"Controller":[54],"(FLC)":[55],"for":[56],"electromechanical":[57],"system.":[58],"order":[60],"to":[61],"enhance":[62],"flexibility":[63],"performance":[65],"considered":[68],"system,":[69],"self-reconfigurable":[71],"designed.":[74],"Based":[75],"Zynq":[77],"Processor":[78],"Zedboard,":[81],"switches":[84],"between":[85],"different":[86],"versions":[87],"HW":[90],"speed":[91],"FLC.":[92],"Experimental":[93],"results":[94],"were":[95],"validated":[96],"efficiency":[99],"was":[103],"confirmed.":[104]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2018-06-21T00:00:00"}