{"id":"https://openalex.org/W2807813675","doi":"https://doi.org/10.1109/icmts.2018.8383757","title":"Modeling split-gate flash memory cell for advanced neuromorphic computing","display_name":"Modeling split-gate flash memory cell for advanced neuromorphic computing","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2807813675","doi":"https://doi.org/10.1109/icmts.2018.8383757","mag":"2807813675"},"language":"en","primary_location":{"id":"doi:10.1109/icmts.2018.8383757","doi":"https://doi.org/10.1109/icmts.2018.8383757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmts.2018.8383757","pdf_url":null,"source":{"id":"https://openalex.org/S7407085999","display_name":"IEEE International Conference on Microelectronic Test Structures (ICMTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029187731","display_name":"Mandana Tadayoni","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mandana Tadayoni","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112131679","display_name":"Santosh Hariharan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Santosh Hariharan","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068270065","display_name":"Steven Lemke","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Lemke","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063345048","display_name":"Thibaut Pate-Cazal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thibaut Pate-Cazal","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056462658","display_name":"B. Bertello","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bernard Bertello","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088515188","display_name":"Vipin Tiwari","orcid":"https://orcid.org/0000-0002-1082-0331","observed_orcids":["https://orcid.org/0000-0002-1082-0331"]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vipin Tiwari","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103706358","display_name":"Nhan Do","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210093228","display_name":"Microchip Technology (United States)","ror":"https://ror.org/00kvz1558","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nhan Do","raw_affiliation_strings":["Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Storage Technology, A Subsidiary of Microchip Technology Inc, San Jose, California, USA","institution_ids":["https://openalex.org/I4210093228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210093228"],"apc_list":null,"apc_paid":null,"fwci":1.1989,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71535612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/split-gate-flash-memory","display_name":"split-gate flash memory","score":0.9959999918937683},{"id":"https://openalex.org/keywords/neuromorphic-computing","display_name":"neuromorphic computing","score":0.8669999837875366},{"id":"https://openalex.org/keywords/spice-simulation","display_name":"SPICE simulation","score":0.871999979019165},{"id":"https://openalex.org/keywords/floating-gate","display_name":"floating gate","score":0.6700000166893005},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.968999981880188}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.872543454170227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7244830131530762},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6110966205596924},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5959491729736328},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5612469911575317},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5282964706420898},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5193275213241577},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4946536719799042},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4492703974246979},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4185103178024292},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39347583055496216},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3780340850353241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35960614681243896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30125343799591064},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16148120164871216},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.15096375346183777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12008950114250183},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10958895087242126},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0706617534160614},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icmts.2018.8383757","doi":"https://doi.org/10.1109/icmts.2018.8383757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icmts.2018.8383757","pdf_url":null,"source":{"id":"https://openalex.org/S7407085999","display_name":"IEEE International Conference on Microelectronic Test Structures (ICMTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1798990620","https://openalex.org/W2508071702"],"related_works":["https://openalex.org/W2601469485","https://openalex.org/W2398987447","https://openalex.org/W7101156308","https://openalex.org/W4253886961","https://openalex.org/W4405023048","https://openalex.org/W2151508623","https://openalex.org/W2013438794","https://openalex.org/W2565500490","https://openalex.org/W2396497673","https://openalex.org/W2121167987"],"abstract_inverted_index":{"Split-gate":[0],"flash":[1,51],"memory":[2,14,28,52,69],"technology":[3],"had":[4],"recently":[5],"been":[6],"used":[7],"in":[8,18,55],"neuromorphic":[9],"computation":[10],"where":[11],"a":[12,20,37,56],"non-volatile":[13],"array":[15],"is":[16],"designed":[17],"such":[19],"way":[21],"that":[22,61],"enables":[23],"high-precision":[24],"tuning":[25],"of":[26,40,48],"individual":[27,68],"elements.":[29],"This":[30],"work":[31],"proposes":[32],"for":[33],"the":[34,41,49,63,67],"first":[35],"time":[36],"SPICE":[38],"model":[39],"two-transistor,":[42],"select":[43],"gate":[44],"and":[45],"floating":[46],"gate,":[47],"split-gate":[50],"cell,":[53],"implemented":[54],"180":[57],"nm":[58],"CMOS":[59],"technology,":[60],"allows":[62],"users":[64],"to":[65,71],"set":[66],"cell":[70],"any":[72],"precise":[73],"analog":[74],"state.":[75]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-10-08T09:06:37.294493","created_date":"2018-06-21T00:00:00"}