{"id":"https://openalex.org/W280269336","doi":null,"title":"Emerging run-time reconfigurable FPGA and CAD tools","display_name":"Emerging run-time reconfigurable FPGA and CAD tools","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W280269336","mag":"280269336"},"language":"en","primary_location":{"id":"pmh:oai:d-scholarship.pitt.edu:23539","doi":null,"is_oa":true,"landing_page_url":"https://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","pdf_url":"http://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","source":{"id":"https://openalex.org/S4306402372","display_name":"D-Scholarship@Pitt (University of Pittsburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I170201317","host_organization_name":"University of Pittsburgh","host_organization_lineage":["https://openalex.org/I170201317"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023625406","display_name":"Yi\u2010Chung Chen","orcid":"https://orcid.org/0000-0003-0353-7340","observed_orcids":["https://orcid.org/0000-0003-0353-7340"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yi\u2010Chung Chen","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-0353-7340","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5023625406"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7304999828338623,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7304999828338623,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.09839999675750732,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06870000064373016,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"resistive random access memory","score":0.8019999861717224},{"id":"https://openalex.org/keywords/fpga-configuration-memory","display_name":"FPGA configuration memory","score":0.5299999713897705},{"id":"https://openalex.org/keywords/sneak-paths","display_name":"sneak paths","score":0.7149999737739563},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"sense amplifier","score":0.8700000047683716},{"id":"https://openalex.org/keywords/vpr","display_name":"Vpr","score":0.7720000147819519},{"id":"https://openalex.org/keywords/sram-based-fpgas","display_name":"SRAM-based FPGAs","score":0.46000000834465027}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7129641771316528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588767766952515},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5713597536087036},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5707554221153259},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5664520859718323},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5021159648895264},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4726884663105011},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46329084038734436},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.4351547956466675},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40026232600212097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38874539732933044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2127755880355835},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18627861142158508},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11002305150032043},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:d-scholarship.pitt.edu:23539","doi":null,"is_oa":true,"landing_page_url":"https://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","pdf_url":"http://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","source":{"id":"https://openalex.org/S4306402372","display_name":"D-Scholarship@Pitt (University of Pittsburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I170201317","host_organization_name":"University of Pittsburgh","host_organization_lineage":["https://openalex.org/I170201317"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},{"id":"mag:280269336","doi":null,"is_oa":false,"landing_page_url":"http://d-scholarship.pitt.edu/23539/","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:d-scholarship.pitt.edu:23539","doi":null,"is_oa":true,"landing_page_url":"https://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","pdf_url":"http://d-scholarship.pitt.edu/23539/1/chenyc_etd2014.pdf","source":{"id":"https://openalex.org/S4306402372","display_name":"D-Scholarship@Pitt (University of Pittsburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I170201317","host_organization_name":"University of Pittsburgh","host_organization_lineage":["https://openalex.org/I170201317"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320319918","display_name":"York University","ror":"https://ror.org/05fq50484"},{"id":"https://openalex.org/F4320320766","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W280269336.pdf","grobid_xml":"https://content.openalex.org/works/W280269336.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1524957862","https://openalex.org/W1551517259","https://openalex.org/W1590139941","https://openalex.org/W1967128905","https://openalex.org/W1997611279","https://openalex.org/W2002528607","https://openalex.org/W2031176269","https://openalex.org/W2071576608","https://openalex.org/W2081381252","https://openalex.org/W2085743209","https://openalex.org/W2091727519","https://openalex.org/W2101587312","https://openalex.org/W2109826730","https://openalex.org/W2116344741","https://openalex.org/W2120544688","https://openalex.org/W2124039127","https://openalex.org/W2124402195","https://openalex.org/W2127936519","https://openalex.org/W2133671920","https://openalex.org/W2135221408","https://openalex.org/W2138383740","https://openalex.org/W2139580250","https://openalex.org/W2142960351","https://openalex.org/W2145861266","https://openalex.org/W2154541682","https://openalex.org/W2154689013","https://openalex.org/W2158520123","https://openalex.org/W2167086449","https://openalex.org/W2537545774"],"related_works":["https://openalex.org/W2150194641","https://openalex.org/W2168494021","https://openalex.org/W4404239267","https://openalex.org/W2137787171","https://openalex.org/W7020833399","https://openalex.org/W2585649007","https://openalex.org/W2768499203","https://openalex.org/W2031630683","https://openalex.org/W158734983","https://openalex.org/W2138155501"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"is":[4,56,168,205,234,259],"a":[5,93,125,164,173,187,223,391,413],"post":[6],"fabrication":[7],"reconfigurable":[8],"device":[9],"to":[10,57,207,236,292,342,404,412],"accelerate":[11],"domain":[12],"specific":[13],"computing":[14],"systems.":[15],"It":[16],"offers":[17],"offer":[18],"high":[19,81,272],"operation":[20],"speed":[21,160],"and":[22,30,48,61,88,108,114,161,178,212,228,241,264,275,294,309,319,349,369,386,396],"low":[23,84],"power":[24,86],"consumption.":[25],"However,":[26],"the":[27,38,59,63,66,105,111,138,145,158,254,277,307,312,334,352],"design":[28,162,233,367,371,426],"flexibility":[29,308],"performance":[31,310],"of":[32,53,65,104,116,140,284,311,327,336,415],"FPGAs":[33,194],"are":[34,322,402],"severely":[35],"constrained":[36],"by":[37,149,389],"costly":[39],"on-chip":[40,112],"memories,":[41],"e.g.":[42,428],"static":[43,347],"random":[44,69,214],"access":[45,70,85,107,115,159,215],"memory":[46,71,133],"(SRAM)":[47],"FLASH":[49],"memory.":[50],"The":[51,76,135,182,268,286,329,355],"objective":[52],"my":[54],"dissertation":[55],"explore":[58,405],"opportunity":[60],"enable":[62],"use":[64],"emerging":[67,77],"resistance":[68],"(ReRAM)":[72],"in":[73,152,199,340],"FPGA":[74,97,185,278,314],"design.":[75],"ReRAM":[78,101,141,184,197,226],"technology":[79,198],"features":[80],"storage":[82,113],"density,":[83],"consumption,":[87],"CMOS":[89],"compatibility,":[90],"making":[91],"it":[92],"promising":[94],"candidate":[95],"for":[96,218,245,324],"implementation.":[98],"In":[99,119,373],"particular,":[100],"has":[102],"advantages":[103],"fast":[106,165,287,299,425],"nonvolatility,":[109],"enabling":[110],"configuration":[117,263,288],"data.":[118],"this":[120,374,419],"dissertation,":[121,375],"I":[122,376],"first":[123],"propose":[124],"novel":[126],"three-dimensional":[127],"stacking":[128],"scheme,":[129],"namely,":[130],"high-density":[131],"interleaved":[132],"(HIM).":[134],"structure":[136],"improves":[137],"density":[139,273],"meanwhile":[142],"effectively":[143,274],"reducing":[144],"signal":[146,246,353],"interference":[147],"induced":[148],"sneak":[150],"paths":[151],"crossbar":[153],"arrays.":[154],"To":[155],"further":[156],"enhance":[157],"reliability,":[163],"sensing":[166],"circuit":[167],"also":[169,297,423],"presented":[170],"which":[171,364],"includes":[172],"new":[174,406],"sense":[175],"amplifier":[176],"scheme":[177,289],"reference":[179],"cell":[180],"configuration.":[181,285],"proposed":[183],"leverages":[186],"similar":[188],"architecture":[189,257],"as":[190],"conventional":[191],"SRAM":[192],"based":[193,252],"but":[195],"utilizes":[196],"all":[200],"component":[201],"designs.":[202],"First,":[203],"HIM":[204],"used":[206],"implement":[208],"look-up":[209],"table":[210],"(LUT)":[211],"block":[213],"memories":[216],"(BRAMs)":[217],"func-":[219],"tionality":[220],"process.":[221],"Second,":[222],"2R1T,":[224],"two":[225],"cells":[227],"one":[229],"transistor,":[230],"nonvolatile":[231],"switch":[232,242],"applied":[235],"construct":[237],"connection":[238],"blocks":[239,243],"(CBs)":[240],"(SBs)":[244],"transition.":[247],"Furthermore,":[248],"unified":[249],"BRAM":[250,256],"(uBRAM)":[251],"on":[253,360],"current":[255],"iv":[258],"introduced,":[260],"offering":[261],"both":[262],"temporary":[265],"data":[266],"storage.":[267],"uBRAMs":[269],"provides":[270],"extremely":[271],"enlarges":[276],"capacity,":[279],"potentially":[280],"saving":[281],"multiple":[282],"contexts":[283],"from":[290,346],"uBRAM":[291],"logic":[293,338,434],"routing":[295],"components":[296],"makes":[298],"run-time":[300],"partial":[301],"reconfiguration":[302],"(PR)":[303],"much":[304],"easier,":[305],"improving":[306],"entire":[313],"system.":[315],"Finally,":[316],"modern":[317],"place":[318,385],"route":[320,387],"tools":[321],"designed":[323],"homogeneous":[325],"fabric":[326],"FPGA.":[328],"PR":[330,344,378,410],"feature,":[331],"however,":[332],"requires":[333],"support":[335,379,424],"heterogeneous":[337],"modules":[339,345],"order":[341],"differentiate":[343],"ones":[348],"therefore":[350],"maintain":[351],"integration.":[354],"existing":[356],"approaches":[357],"still":[358],"reply":[359],"designers\u2019":[361],"manual":[362],"effort,":[363],"significantly":[365],"prolongs":[366],"time":[368],"lowers":[370],"efficiency.":[372],"integrate":[377],"into":[380],"VPR":[381],"\u2013":[382],"an":[383],"academic":[384],"tool":[388],"introducing":[390],"B*-tree":[392],"modular":[393],"placer":[394],"(BMP)":[395],"PR-aware":[397],"router.":[398],"As":[399],"such,":[400],"users":[401],"able":[403],"architectures":[407],"or":[408],"map":[409],"applications":[411],"variety":[414],"FPGAs.":[416],"More":[417],"importantly,":[418],"enhanced":[420],"feature":[421],"can":[422],"automation,":[427],"mapping":[429],"IP":[430],"core,":[431],"loading":[432],"pre-synthesizing":[433],"modules,":[435],"etc.":[436]},"counts_by_year":[],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2016-06-24T00:00:00"}