{"id":"https://openalex.org/W2802197431","doi":"https://doi.org/10.1142/s0218126619500208","title":"Improving ILP via Fused In-Order Superscalar and VLIW Instruction Dispatch Methods","display_name":"Improving ILP via Fused In-Order Superscalar and VLIW Instruction Dispatch Methods","publication_year":2018,"publication_date":"2018-04-22","ids":{"openalex":"https://openalex.org/W2802197431","doi":"https://doi.org/10.1142/s0218126619500208","mag":"2802197431"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126619500208","doi":"https://doi.org/10.1142/s0218126619500208","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619500208","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074147812","display_name":"Yumin Hou","orcid":"https://orcid.org/0000-0003-0379-9594","observed_orcids":["https://orcid.org/0000-0003-0379-9594"]},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yumin Hou","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":"https://orcid.org/0000-0003-0379-9594","affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073937419","display_name":"Xu Wang","orcid":"https://orcid.org/0000-0001-5911-1862","observed_orcids":["https://orcid.org/0000-0001-5911-1862"]},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102917671","display_name":"Jiawei Fu","orcid":"https://orcid.org/0000-0001-9928-9470","observed_orcids":["https://orcid.org/0000-0001-9928-9470"]},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Fu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100302066","display_name":"Junping Ma","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junping Ma","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101553403","display_name":"Hu He","orcid":"https://orcid.org/0000-0003-3239-430X","observed_orcids":["https://orcid.org/0000-0003-3239-430X","https://orcid.org/0009-0000-1582-4887"]},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu He","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China"],"raw_orcid":"https://orcid.org/0000-0003-3239-430X","affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing 100084, P. R. China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088636267","display_name":"Xu Yang","orcid":"https://orcid.org/0000-0001-7983-6473","observed_orcids":["https://orcid.org/0000-0001-7983-6473"]},"institutions":[{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Yang","raw_affiliation_strings":["School of Software, Beijing Institute of Technology, Beijing 100081, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Software, Beijing Institute of Technology, Beijing 100081, P. R. China","institution_ids":["https://openalex.org/I125839683"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2698,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55855196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"28","issue":"02","first_page":"1950020","last_page":"1950020"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9531000256538391,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9531000256538391,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.022700000554323196,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00860000029206276,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.9909999966621399},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"VLIW","score":0.8730000257492065},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"digital signal processing","score":0.7680000066757202},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6650000214576721},{"id":"https://openalex.org/keywords/branch-prediction","display_name":"branch prediction","score":0.8029999732971191},{"id":"https://openalex.org/keywords/arm-cortex-a9","display_name":"ARM Cortex-A9","score":0.7670000195503235},{"id":"https://openalex.org/keywords/zynq-7000","display_name":"Zynq-7000","score":0.9589999914169312}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9667288661003113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8517303466796875},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7199438810348511},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6948632597923279},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6614950299263},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.58746337890625},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5289254784584045},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5234322547912598},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5110946297645569},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5092705488204956},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4960537850856781},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.473343163728714},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4481451213359833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37427085638046265},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.20281964540481567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0713510513305664}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126619500208","doi":"https://doi.org/10.1142/s0218126619500208","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126619500208","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G1546112085","display_name":null,"funder_award_id":"61502032","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2004340162","https://openalex.org/W2014406284","https://openalex.org/W2028624242","https://openalex.org/W2028665553","https://openalex.org/W2071311378","https://openalex.org/W2147657366","https://openalex.org/W2441681564","https://openalex.org/W2562747857","https://openalex.org/W2579038151","https://openalex.org/W2725179571","https://openalex.org/W4244934939"],"related_works":["https://openalex.org/W2562747857","https://openalex.org/W2114302014","https://openalex.org/W2611818882","https://openalex.org/W7098043554","https://openalex.org/W25845550","https://openalex.org/W1504077686","https://openalex.org/W7095726243","https://openalex.org/W1529987660","https://openalex.org/W2084471986","https://openalex.org/W2006020173"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,86],"expand":[3,78],"the":[4,88,98,114,117,125,141,152],"computation":[5],"capability":[6],"of":[7],"digital":[8],"signal":[9],"processing":[10],"on":[11,49,83,97,144,157],"a":[12,19,42,57,180],"General":[13],"Purpose":[14],"Processor":[15],"(GPP),":[16],"we":[17,60,77],"propose":[18],"fused":[20,89,177],"microarchitecture":[21,178],"that":[22,68],"improves":[23],"Instruction":[24,51],"Level":[25],"Parallelism":[26],"(ILP)":[27],"by":[28,127],"supporting":[29],"both":[30,95],"in-order":[31,64],"superscalar":[32,65,73,115],"and":[33,129,135,169,183],"very":[34],"long":[35],"instruction":[36],"word":[37],"(VLIW)":[38],"dispatch":[39,80],"methods":[40],"in":[41,151,164],"single":[43],"pipeline.":[44],"This":[45,188],"design":[46,62,106],"is":[47,149],"based":[48,82],"ARMv7-A&R":[50],"Set":[52],"Architecture":[53],"(ISA).":[54],"To":[55],"provide":[56],"performance":[58,126,171],"comparison,":[59],"first":[61],"an":[63],"processor,":[66,85,116,147],"considering":[67],"ARM":[69,145,174],"GPPs":[70],"always":[71],"adopt":[72],"approaches.":[74],"And":[75],"then":[76],"VLIW":[79,121,165],"method":[81,189],"this":[84],"realize":[87],"microarchitecture.":[90],"The":[91,108,162,176],"two":[92,142],"designs":[93],"are":[94],"evaluated":[96],"Xilinx":[99,104,158],"7-series":[100],"FPGA":[101],"(XC7K325T-2FFG900C),":[102],"using":[103],"Vivado":[105],"suite.":[107],"results":[109],"show":[110],"that,":[111],"compared":[112],"with":[113,194],"processor":[118,163],"working":[119],"under":[120],"mode":[122,166],"can":[123],"improve":[124],"15%":[128],"8%,":[130],"respectively,":[131],"when":[132],"running":[133],"EEMBC":[134],"DSPstone":[136],"benchmarks.":[137],"We":[138],"also":[139],"run":[140],"benchmarks":[143],"Cortex-A9":[146],"which":[148],"integrated":[150],"Zynq-7000":[153],"AP":[154],"SoC":[155],"device":[156],"ZC706":[159],"evaluation":[160],"board.":[161],"shows":[167],"44%":[168],"30%":[170],"improvements":[172],"than":[173],"Cortex-A9.":[175],"adopts":[179],"combined":[181],"bimodal":[182],"PAp":[184],"branch":[185],"prediction":[186,192],"method.":[187],"achieves":[190],"93.7%":[191],"accuracy":[193],"limited":[195],"hardware":[196],"overhead.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-09-24T07:57:37.273135","created_date":"2018-05-17T00:00:00"}