{"id":"https://openalex.org/W2800545004","doi":"https://doi.org/10.26634/jele.4.4.3197","title":"Design Of Electronic Circuits Using Parallelgenetic Algorithms","display_name":"Design Of Electronic Circuits Using Parallelgenetic Algorithms","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2800545004","doi":"https://doi.org/10.26634/jele.4.4.3197","mag":"2800545004"},"language":"en","primary_location":{"id":"doi:10.26634/jele.4.4.3197","doi":"https://doi.org/10.26634/jele.4.4.3197","is_oa":false,"landing_page_url":"https://doi.org/10.26634/jele.4.4.3197","pdf_url":null,"source":{"id":"https://openalex.org/S4210183233","display_name":"i-manager\u2019s Journal on Electronics Engineering","issn_l":"2229-7286","issn":["2229-7286","2249-0760"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4362724891","host_organization_name":"i-manager Publications","host_organization_lineage":["https://openalex.org/P4362724891"],"host_organization_lineage_names":["i-manager Publications"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"i-manager's Journal on Electronics Engineering","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026757021","display_name":"Mohammed A. Abdala","orcid":"https://orcid.org/0000-0002-6499-6076","observed_orcids":["https://orcid.org/0000-0002-6499-6076"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dr. Mohammed A. Abdala","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5026757021"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32229154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.7339000105857849,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.7339000105857849,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.15729999542236328,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11946","display_name":"Antenna Design and Optimization","score":0.02329999953508377,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-genetic-algorithm","display_name":"parallel genetic algorithm","score":0.7639999985694885},{"id":"https://openalex.org/keywords/circuit-design","display_name":"circuit design","score":0.9520000219345093},{"id":"https://openalex.org/keywords/spice-simulation","display_name":"SPICE simulation","score":0.8130000233650208},{"id":"https://openalex.org/keywords/active-low-pass-filter","display_name":"active low-pass filter","score":0.8370000123977661},{"id":"https://openalex.org/keywords/cmos-operational-amplifier","display_name":"CMOS operational amplifier","score":0.9359999895095825},{"id":"https://openalex.org/keywords/speedup","display_name":"speedup","score":0.7889999747276306}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6363908648490906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5803341865539551},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42662858963012695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18459302186965942},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16091111302375793}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.26634/jele.4.4.3197","doi":"https://doi.org/10.26634/jele.4.4.3197","is_oa":false,"landing_page_url":"https://doi.org/10.26634/jele.4.4.3197","pdf_url":null,"source":{"id":"https://openalex.org/S4210183233","display_name":"i-manager\u2019s Journal on Electronics Engineering","issn_l":"2229-7286","issn":["2229-7286","2249-0760"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4362724891","host_organization_name":"i-manager Publications","host_organization_lineage":["https://openalex.org/P4362724891"],"host_organization_lineage_names":["i-manager Publications"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"i-manager's Journal on Electronics Engineering","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1036195498","https://openalex.org/W1502677500","https://openalex.org/W1541691514","https://openalex.org/W1543095651","https://openalex.org/W1547807373","https://openalex.org/W1559956479","https://openalex.org/W2429723389","https://openalex.org/W4249579837","https://openalex.org/W7033214497"],"related_works":["https://openalex.org/W7033214497","https://openalex.org/W2109196197","https://openalex.org/W151848191","https://openalex.org/W2053203258","https://openalex.org/W2166299498","https://openalex.org/W4231489499","https://openalex.org/W7009044346","https://openalex.org/W2166946089","https://openalex.org/W2207716978","https://openalex.org/W2004227611"],"abstract_inverted_index":{"An":[0],"electronic":[1],"circuit":[2,28,104,112,127],"design":[3,16,69],"based":[4],"on":[5,44],"Parallel":[6,37],"Genetic":[7,38],"Algorithm":[8,39],"(PGA)":[9],"is":[10,40,65,153,162],"presented":[11],"in":[12,67],"this":[13],"paper.":[14],"The":[15,63,97,129,160],"uses":[17],"SPICE":[18,109],"Simulation":[19],"Program":[20],"with":[21],"Integrated":[22],"Circuit":[23],"Emphasis":[24],"to":[25,33],"evaluate":[26],"the":[27,34,68,100,108,116,119,123,126,165],"performance":[29,105],"and":[30,42,54,88,114],"compare":[31],"it":[32],"requirements.":[35],"A":[36],"designed":[41],"implemented":[43,163],"a":[45,58,80,89,132,142],"group":[46],"of":[47,70,103,118,125,134],"desktop":[48],"PCs":[49],"running":[50],"Windows":[51],"XP":[52],"nd":[53],"connected":[55],"together":[56],"using":[57,146,164],"standard":[59],"Ethernet":[60],"office":[61],"network.":[62],"PGA":[64],"used":[66],"several":[71],"circuits,":[72],"2":[73],"th":[74],"order":[75,82],"active":[76,83],"Low":[77],"Pass":[78,86],"Filters,":[79],"6":[81],"LPF,":[84],"(Low":[85],"Filter)":[87],"CMOS":[90],"(Complementary":[91],"Metal":[92],"Oxide":[93],"Semiconductor)":[94],"operational":[95],"amplifier.":[96],"result":[98],"shows":[99],"excellent":[101],"extraction":[102],"characteristics":[106],"from":[107],"for":[110],"different":[111],"types":[113],"also":[115],"importance":[117],"algorithm":[120],"increases":[121],"as":[122],"complexity":[124],"increases.":[128],"parallelization":[130],"achieved":[131],"speedup":[133,152],"about":[135],"(":[136,147],"19":[137],")":[138,149],"times":[139],"faster":[140],"than":[141],"sequential":[143],"implementation":[144],"by":[145],"20":[148],"processors.":[150],"Further":[151],"expected":[154],"if":[155],"more":[156],"processors":[157],"are":[158],"used.":[159],"system":[161],"C++":[166],"programming":[167],"language.":[168]},"counts_by_year":[],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2018-05-17T00:00:00"}