{"id":"https://openalex.org/W2800107826","doi":"https://doi.org/10.1109/iscas.2018.8350944","title":"Ultra-Low Standby Power SRAM with Adaptive Data-Retention-Voltage-Regulating Scheme","display_name":"Ultra-Low Standby Power SRAM with Adaptive Data-Retention-Voltage-Regulating Scheme","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2800107826","doi":"https://doi.org/10.1109/iscas.2018.8350944","mag":"2800107826"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2018.8350944","doi":"https://doi.org/10.1109/iscas.2018.8350944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350944","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016538236","display_name":"Chi\u2010Ray Huang","orcid":"https://orcid.org/0000-0002-4953-2767","observed_orcids":["https://orcid.org/0000-0002-4953-2767"]},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Ray Huang","raw_affiliation_strings":["Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012888853","display_name":"Kuan\u2010Lin Wu","orcid":"https://orcid.org/0000-0003-4691-7706","observed_orcids":["https://orcid.org/0000-0003-4691-7706","https://orcid.org/0000-0003-2910-0307"]},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Lin Wu","raw_affiliation_strings":["Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109073963","display_name":"Chung\u2010Han Wu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Han Wu","raw_affiliation_strings":["Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015109763","display_name":"Lih\u2010Yih Chiou","orcid":"https://orcid.org/0000-0002-4161-5787","observed_orcids":["https://orcid.org/0000-0002-4161-5787"]},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Lih-Yih Chiou","raw_affiliation_strings":["Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.9941,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.84532231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.7480000257492065},{"id":"https://openalex.org/keywords/standby-power","display_name":"standby power","score":0.8420000076293945},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.8790000081062317},{"id":"https://openalex.org/keywords/voltage-scaling","display_name":"voltage scaling","score":0.6259999871253967},{"id":"https://openalex.org/keywords/subthreshold-operation","display_name":"subthreshold operation","score":0.8199999928474426},{"id":"https://openalex.org/keywords/pvt-variation","display_name":"PVT variation","score":0.6610000133514404},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.7329999804496765},{"id":"https://openalex.org/keywords/low-power-memory","display_name":"low-power memory","score":0.5120000243186951}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8071656227111816},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.7655472755432129},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6735033988952637},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6389890313148499},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6064110398292542},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.6047901511192322},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5736938118934631},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5541669726371765},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5484418272972107},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.539176344871521},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5269169211387634},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5074989199638367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5068591237068176},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4934803247451782},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4818471670150757},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.46620380878448486},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.44562211632728577},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41637271642684937},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37887218594551086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3326374292373657},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.32796189188957214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32648909091949463},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2841736674308777},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09635493159294128},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2018.8350944","doi":"https://doi.org/10.1109/iscas.2018.8350944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2018.8350944","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6773999929428101}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1963680138","https://openalex.org/W1991661852","https://openalex.org/W2019971949","https://openalex.org/W2109458212","https://openalex.org/W2124210802","https://openalex.org/W2126898248","https://openalex.org/W2127485220","https://openalex.org/W2131054871","https://openalex.org/W2141041201","https://openalex.org/W2155827374","https://openalex.org/W2158609250","https://openalex.org/W2161380844","https://openalex.org/W2168106261"],"related_works":["https://openalex.org/W2010388475","https://openalex.org/W2109458212","https://openalex.org/W2162408481","https://openalex.org/W7123393404","https://openalex.org/W2019971949","https://openalex.org/W2120702791","https://openalex.org/W2155827374","https://openalex.org/W1978130618","https://openalex.org/W1991661852","https://openalex.org/W2144645862"],"abstract_inverted_index":{"Leakage":[0],"power":[1,28],"dissipation":[2],"has":[3],"become":[4],"a":[5,23],"major":[6],"problem":[7],"in":[8,13,44],"advanced":[9],"process":[10],"technologies,":[11],"especially":[12],"large":[14],"SRAM":[15,61],"designs.":[16],"The":[17,64],"use":[18],"of":[19,33,37,60,107],"adaptive":[20,48],"techniques":[21],"is":[22,54],"promising":[24],"approach":[25],"to":[26,56,73,78,91],"decreasing":[27],"consumption":[29],"through":[30],"dynamic":[31],"scaling":[32],"the":[34,71,86,92,95],"supply":[35],"voltage":[36,51],"integrated":[38],"circuits.":[39],"To":[40],"obtain":[41],"maximum":[42,104],"reduction":[43],"leakage":[45,105],"power,":[46],"an":[47],"data":[49],"retention":[50],"(DRV)-regulating":[52],"scheme":[53],"proposed":[55,65,87,96],"achieve":[57],"substantial":[58],"saving":[59],"standby":[62],"power.":[63],"design":[66,97],"supports":[67],"DRV":[68,88],"operation":[69],"from":[70],"above-threshold":[72],"subthreshold":[74],"regions":[75],"and":[76,81],"self-adapts":[77],"process,":[79],"voltage,":[80],"temperature":[82],"variations":[83],"by":[84],"using":[85,98],"monitor.":[89],"According":[90],"measurement":[93],"results,":[94],"90":[99],"nm":[100],"CMOS":[101],"technology":[102],"exhibits":[103],"savings":[106],"71.5%.":[108]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2018-05-17T00:00:00"}