{"id":"https://openalex.org/W2799715319","doi":"https://doi.org/10.48550/arxiv.1805.03648","title":"Parallel Programming for FPGAs","display_name":"Parallel Programming for FPGAs","publication_year":2018,"publication_date":"2018-05-09","ids":{"openalex":"https://openalex.org/W2799715319","doi":"https://doi.org/10.48550/arxiv.1805.03648","mag":"2799715319"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:1805.03648","doi":null,"is_oa":true,"landing_page_url":"http://arxiv.org/abs/1805.03648","pdf_url":"https://arxiv.org/pdf/1805.03648","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1805.03648","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570","observed_orcids":["https://orcid.org/0000-0001-9062-5570"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kastner, Ryan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075618448","display_name":"Janarbek Matai","orcid":"https://orcid.org/0009-0006-8823-3248","observed_orcids":["https://orcid.org/0009-0006-8823-3248"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matai, Janarbek","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5014827775","display_name":"Stephen Neuendorffer","orcid":"https://orcid.org/0000-0003-2956-8428","observed_orcids":["https://orcid.org/0000-0003-2956-8428"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Neuendorffer, Stephen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":98,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-design","display_name":"FPGA design","score":0.8700000047683716},{"id":"https://openalex.org/keywords/parallel-programming","display_name":"parallel programming","score":0.8370000123977661},{"id":"https://openalex.org/keywords/application-specific-hardware","display_name":"application-specific hardware","score":0.7540000081062317},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"memory hierarchy","score":0.8679999709129333},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"locality of reference","score":0.8579999804496765},{"id":"https://openalex.org/keywords/parallelism","display_name":"parallelism","score":0.6850000023841858},{"id":"https://openalex.org/keywords/hardware-optimization","display_name":"hardware optimization","score":0.4959999918937683},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"embedded systems","score":0.45399999618530273}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.865013599395752},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7256925106048584},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7138911485671997},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5747325420379639},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.572770357131958},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.570533037185669},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5354424118995667},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5169093608856201},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4186560809612274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2778794467449188},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.11891171336174011},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:arXiv.org:1805.03648","doi":null,"is_oa":true,"landing_page_url":"http://arxiv.org/abs/1805.03648","pdf_url":"https://arxiv.org/pdf/1805.03648","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:2799715319","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1805.03648.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.1805.03648","doi":"https://doi.org/10.48550/arxiv.1805.03648","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1805.03648","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1805.03648","doi":null,"is_oa":true,"landing_page_url":"http://arxiv.org/abs/1805.03648","pdf_url":"https://arxiv.org/pdf/1805.03648","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2799715319.pdf","grobid_xml":"https://content.openalex.org/works/W2799715319.grobid-xml"},"referenced_works_count":45,"referenced_works":["https://openalex.org/W1507039213","https://openalex.org/W1519701469","https://openalex.org/W1544703684","https://openalex.org/W1577039630","https://openalex.org/W1685044542","https://openalex.org/W1690187707","https://openalex.org/W1757315211","https://openalex.org/W1974105099","https://openalex.org/W1990525787","https://openalex.org/W1991300130","https://openalex.org/W2009257053","https://openalex.org/W2011191879","https://openalex.org/W2015346536","https://openalex.org/W2018540799","https://openalex.org/W2024171325","https://openalex.org/W2060108852","https://openalex.org/W2061171222","https://openalex.org/W2064141391","https://openalex.org/W2068948789","https://openalex.org/W2069441027","https://openalex.org/W2071630526","https://openalex.org/W2093838386","https://openalex.org/W2107470992","https://openalex.org/W2115769820","https://openalex.org/W2123051253","https://openalex.org/W2126730305","https://openalex.org/W2129183345","https://openalex.org/W2129652681","https://openalex.org/W2132730902","https://openalex.org/W2135183945","https://openalex.org/W2137545744","https://openalex.org/W2139637699","https://openalex.org/W2154009134","https://openalex.org/W2165011274","https://openalex.org/W2166029537","https://openalex.org/W2169333805","https://openalex.org/W2173213060","https://openalex.org/W2279243576","https://openalex.org/W2466242877","https://openalex.org/W2493328864","https://openalex.org/W2585583922","https://openalex.org/W2587503684","https://openalex.org/W2765683837","https://openalex.org/W3198160809","https://openalex.org/W6903456810"],"related_works":["https://openalex.org/W2788864020","https://openalex.org/W4385585371","https://openalex.org/W2780978152","https://openalex.org/W7037753102","https://openalex.org/W4225656822","https://openalex.org/W6891250310","https://openalex.org/W3171165833","https://openalex.org/W2558481764","https://openalex.org/W6927649654","https://openalex.org/W7047427664"],"abstract_inverted_index":{"This":[0,80],"book":[1,81,122],"focuses":[2],"on":[3],"the":[4,21,26,37,53,107,124,158],"use":[5],"of":[6,25,28,40,52,71,130,137,157],"algorithmic":[7],"high-level":[8],"synthesis":[9],"(HLS)":[10],"to":[11,19],"build":[12],"application-specific":[13],"FPGA":[14,91,160],"systems.":[15,92],"Our":[16],"goal":[17],"is":[18,82,98,111,163],"give":[20],"reader":[22,125],"an":[23,30],"appreciation":[24],"process":[27],"creating":[29],"optimized":[31],"hardware":[32],"design":[33,161],"using":[34],"HLS.":[35],"Although":[36],"details":[38],"are,":[39],"necessity,":[41],"different":[42],"from":[43],"parallel":[44],"programming":[45],"for":[46,86,100,114],"multicore":[47],"processors":[48],"or":[49],"GPUs,":[50],"many":[51],"fundamental":[54],"concepts":[55,149],"are":[56],"similar.":[57],"For":[58],"example,":[59],"designers":[60,117],"must":[61],"understand":[62],"memory":[63],"hierarchy":[64],"and":[65,68,74,78,103,118,132],"bandwidth,":[66],"spatial":[67],"temporal":[69],"locality":[70],"reference,":[72],"parallelism,":[73],"tradeoffs":[75],"between":[76],"computation":[77],"storage.":[79],"a":[83,94,127,134],"practical":[84],"guide":[85],"anyone":[87],"interested":[88],"in":[89],"building":[90],"In":[93,140],"university":[95],"environment,":[96],"it":[97,110],"appropriate":[99],"advanced":[101],"undergraduate":[102],"graduate":[104],"courses.":[105],"At":[106],"same":[108],"time,":[109],"also":[112],"useful":[113],"practicing":[115],"system":[116],"embedded":[119],"programmers.":[120],"The":[121],"assumes":[123],"has":[126],"working":[128],"knowledge":[129,156],"C/C++":[131],"includes":[133],"significant":[135],"amount":[136],"sample":[138],"code.":[139],"addition,":[141],"we":[142],"assume":[143],"familiarity":[144],"with":[145],"basic":[146],"computer":[147],"architecture":[148],"(pipelining,":[150],"speedup,":[151],"Amdahl's":[152],"Law,":[153],"etc.).":[154],"A":[155],"RTL-based":[159],"flow":[162],"helpful,":[164],"although":[165],"not":[166],"required.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":11},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":18},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":18},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2026-11-11T12:16:26.678958","created_date":"2018-05-17T00:00:00"}