{"id":"https://openalex.org/W2799418142","doi":null,"title":"A Dynamic Power Reduction in Synchronous 2RW 8T Dual-Port SRAM by Adjusting Wordline Pulse Timing with Same/Different Row Access Mode","display_name":"A Dynamic Power Reduction in Synchronous 2RW 8T Dual-Port SRAM by Adjusting Wordline Pulse Timing with Same/Different Row Access Mode","publication_year":2018,"publication_date":"2018-04-12","ids":{"openalex":"https://openalex.org/W2799418142","mag":"2799418142"},"language":"en","primary_location":{"id":"mag:2799418142","doi":null,"is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20180420T1dP/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031531908","display_name":"Yoshisato Yokoyama","orcid":"https://orcid.org/0000-0001-8552-4070","observed_orcids":["https://orcid.org/0000-0001-8552-4070"]},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshisato Yokoyama","raw_affiliation_strings":["Renesas Electronics Corporation,Tokyo,Japan"],"raw_orcid":"https://orcid.org/0000-0001-8552-4070","affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation,Tokyo,Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation,Tokyo,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation,Tokyo,Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021345603","display_name":"Haruyuki Okuda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haruyuki Okuda","raw_affiliation_strings":["Renesas Electronics Corporation,Tokyo,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation,Tokyo,Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308","observed_orcids":["https://orcid.org/0000-0002-9986-5308"]},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics Corporation,Tokyo,Japan"],"raw_orcid":"https://orcid.org/0000-0002-9986-5308","affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation,Tokyo,Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03564607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"118","issue":"10","first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.8669999837875366},{"id":"https://openalex.org/keywords/dual-port-sram","display_name":"dual-port SRAM","score":0.9430000185966492},{"id":"https://openalex.org/keywords/low-power-memory-design","display_name":"low-power memory design","score":0.5830000042915344}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8094193339347839},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6330326199531555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5803936123847961},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5562611818313599},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.5317859649658203},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5296705961227417},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5170579552650452},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5087199807167053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5053790211677551},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.4142516851425171},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41166257858276367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4062444269657135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33053725957870483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28156206011772156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18888190388679504},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12443900108337402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10459184646606445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08699667453765869},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:2799418142","doi":null,"is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20180420T1dP/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9"}],"sustainable_development_goals_aurora":[{"display_name":"Affordable and clean energy","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2608067194","https://openalex.org/W2107702386","https://openalex.org/W2921026208","https://openalex.org/W2185483573","https://openalex.org/W2526294058","https://openalex.org/W2582830742","https://openalex.org/W2109636555","https://openalex.org/W1987559308","https://openalex.org/W2032049708","https://openalex.org/W2073680165","https://openalex.org/W2141657515","https://openalex.org/W2311138135","https://openalex.org/W341856426","https://openalex.org/W2139050268","https://openalex.org/W3210847090","https://openalex.org/W2149231820","https://openalex.org/W3163132206","https://openalex.org/W1967722465","https://openalex.org/W2075848529","https://openalex.org/W2137459077"],"abstract_inverted_index":{"An":[0],"effective":[1],"method":[2],"is":[3,25,46,54,72,89],"proposed":[4,142],"to":[5,74],"reduce":[6,75],"dynamic":[7],"power":[8],"for":[9,28],"synchronous":[10],"2-read/write":[11],"(2RW)":[12],"8T":[13,61,84],"dual-port":[14],"(DP)":[15],"SRAM.":[16,63],"Adjusting":[17],"the":[18,68,141],"wordline":[19],"(WL)":[20],"pulse":[21,70],"timing":[22],"control":[23],"circuit":[24],"newly":[26],"introduced":[27],"both":[29],"reading":[30,129],"and":[31,38,105,119,130,138],"writing":[32,131],"operations.":[33],"Row":[34],"addresses":[35],"of":[36,59],"port-A":[37],"port-B":[39],"are":[40,133],"compared.":[41],"The":[42,124],"same":[43],"row":[44,66],"access":[45,57],"detected":[47],"or":[48],"not":[49],"in":[50],"each":[51],"cycle,":[52],"which":[53],"an":[55],"inherent":[56],"mode":[58],"2RW":[60,113],"DP":[62,85,114],"In":[64],"different":[65],"access,":[67],"WL":[69],"width":[71],"shortened":[73],"excessive":[76],"bitline":[77],"(BL)":[78],"discharging":[79],"power.":[80],"A":[81,94],"well":[82],"balanced":[83],"SRAM":[86,115],"bitcell":[87],"layout":[88],"demonstrated":[90],"using":[91,121,140],"40-nm":[92,122],"technology.":[93,123],"test":[95],"chip":[96],"including":[97],"512":[98],"w":[99],"\u00d7":[100,108],"73":[101],"b":[102,110],"36":[103],"kbit":[104],"2":[106],"kw":[107],"19":[109],"(38":[111],"kbit)":[112],"macros":[116],"was":[117],"designed":[118],"fabricated":[120],"measured":[125],"data":[126],"show":[127],"that":[128],"powers":[132],"reduced,":[134],"respectively,":[135],"by":[136],"\u223c7%":[137],"\u223c18%":[139],"scheme.":[143]},"counts_by_year":[],"updated_date":"2025-10-10T17:16:08.811792","created_date":"2025-10-10T00:00:00"}