{"id":"https://openalex.org/W2741997154","doi":"https://doi.org/10.1109/asap.2017.7995280","title":"OpenMP device offloading to FPGA accelerators","display_name":"OpenMP device offloading to FPGA accelerators","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2741997154","doi":"https://doi.org/10.1109/asap.2017.7995280","mag":"2741997154"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2017.7995280","doi":"https://doi.org/10.1109/asap.2017.7995280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2017.7995280","pdf_url":null,"source":{"id":"https://openalex.org/S7407086867","display_name":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090242105","display_name":"Luk\u00e1\u0161 Sommer","orcid":"https://orcid.org/0000-0003-1918-3911","observed_orcids":["https://orcid.org/0000-0003-1918-3911"]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lukas Sommer","raw_affiliation_strings":["Embedded Systems and Applications Group, Darmstadt, TU"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Darmstadt, TU","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031766879","display_name":"Jens Korinth","orcid":"https://orcid.org/0000-0002-5792-2562","observed_orcids":["https://orcid.org/0000-0002-5792-2562"]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Korinth","raw_affiliation_strings":["Computer Systems Group, Darmstadt, TU"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Group, Darmstadt, TU","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082","observed_orcids":["https://orcid.org/0000-0002-1164-3082"]},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, Darmstadt, TU"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Darmstadt, TU","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":4.211,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.95736146,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.024700000882148743,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/openmp","display_name":"OpenMP","score":0.8799999952316284},{"id":"https://openalex.org/keywords/fpga-accelerator","display_name":"FPGA accelerator","score":0.9919999837875366},{"id":"https://openalex.org/keywords/heterogeneous-computing","display_name":"heterogeneous computing","score":0.9129999876022339},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.6119999885559082},{"id":"https://openalex.org/keywords/compiler-directives","display_name":"compiler directives","score":0.49900001287460327}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8569319248199463},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.770828366279602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6026262640953064},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4658699035644531},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46585947275161743},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45331692695617676},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44194677472114563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4268096089363098},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09820398688316345}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2017.7995280","doi":"https://doi.org/10.1109/asap.2017.7995280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2017.7995280","pdf_url":null,"source":{"id":"https://openalex.org/S7407086867","display_name":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W88591960","https://openalex.org/W141514224","https://openalex.org/W1557905688","https://openalex.org/W1977157984","https://openalex.org/W2010618470","https://openalex.org/W2050504694","https://openalex.org/W2075160498","https://openalex.org/W2180288011","https://openalex.org/W2344065022","https://openalex.org/W2530938462","https://openalex.org/W4234180294","https://openalex.org/W4235262323","https://openalex.org/W4239385313"],"related_works":["https://openalex.org/W3081695820","https://openalex.org/W2969461358","https://openalex.org/W4416004033","https://openalex.org/W4388868952","https://openalex.org/W4402634902","https://openalex.org/W2965009651","https://openalex.org/W2163312341","https://openalex.org/W2951172617","https://openalex.org/W7172206063","https://openalex.org/W2889382746"],"abstract_inverted_index":{"Future":[0],"high-performance":[1],"computing":[2],"systems":[3,27],"will":[4],"need":[5,30],"to":[6,16,31,43,81,84,95],"include":[7],"multiple":[8,33],"specialized":[9],"accelerators":[10],"in":[11],"a":[12,57,85],"single":[13],"heterogeneous":[14,26],"system":[15],"overcome":[17],"power-density":[18],"limitations":[19],"of":[20,50,60],"CPU":[21],"performance.":[22],"To":[23],"program":[24],"such":[25],"without":[28],"the":[29,72,79,96],"maintain":[32],"code":[34],"bases,":[35],"OpenMP":[36,61,92],"device":[37],"offloading":[38,62,75,93],"constructs":[39],"can":[40],"be":[41],"used":[42],"execute":[44],"compute-intensive":[45],"regions":[46],"on":[47],"different":[48],"kinds":[49],"accelerators.":[51,66],"In":[52],"this":[53],"work":[54],"we":[55],"present":[56],"proof-of-concept":[58],"implementation":[59,68],"for":[63],"FPGA-based":[64],"hardware":[65],"Our":[67],"seamlessly":[69],"integrates":[70],"with":[71],"existing":[73],"LLVM":[74],"infrastructure,":[76],"and":[77],"enables":[78],"user":[80],"move":[82],"computations":[83],"custom":[86],"FPGA":[87],"accelerator":[88],"by":[89],"simply":[90],"adding":[91],"directives":[94],"input":[97],"program.":[98]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":6}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2017-08-08T00:00:00"}