{"id":"https://openalex.org/W2623920495","doi":"https://doi.org/10.1109/imw.2017.7939091","title":"Latency Tails of Byte-Addressable Non-Volatile Memories in Systems","display_name":"Latency Tails of Byte-Addressable Non-Volatile Memories in Systems","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2623920495","doi":"https://doi.org/10.1109/imw.2017.7939091","mag":"2623920495"},"language":"en","primary_location":{"id":"doi:10.1109/imw.2017.7939091","doi":"https://doi.org/10.1109/imw.2017.7939091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw.2017.7939091","pdf_url":null,"source":{"id":"https://openalex.org/S7407087540","display_name":"IEEE International Memory Workshop (IMW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100771480","display_name":"Chao Sun","orcid":"https://orcid.org/0000-0002-1935-5691","observed_orcids":["https://orcid.org/0000-0002-1935-5691"]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chao Sun","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031021750","display_name":"Damien Le Moal","orcid":"https://orcid.org/0009-0003-1065-805X","observed_orcids":["https://orcid.org/0009-0003-1065-805X"]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Damien Le Moal","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038864690","display_name":"Qingbo Wang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qingbo Wang","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019711279","display_name":"Robert Mateescu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Mateescu","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014206708","display_name":"Filip Blagojevi\u0107","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Filip Blagojevic","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043422237","display_name":"Martin Lueker-Boden","orcid":"https://orcid.org/0000-0002-4603-7023","observed_orcids":["https://orcid.org/0000-0002-4603-7023"]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Lueker-Boden","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016738612","display_name":"Cyril Guyot","orcid":"https://orcid.org/0000-0002-8336-9537","observed_orcids":["https://orcid.org/0000-0002-8336-9537"]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cyril Guyot","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000460800","display_name":"Zvonimir Bandi\u0107","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zvonimir Bandic","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107872698","display_name":"Dejan Vucinic","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dejan Vucinic","raw_affiliation_strings":["Western Digital Research Center, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Research Center, San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210121352"],"apc_list":null,"apc_paid":null,"fwci":0.3909,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.46797521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"12","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/storage-class-memory","display_name":"storage class memory","score":0.8769999742507935},{"id":"https://openalex.org/keywords/solid-state-drives","display_name":"solid-state drives","score":0.7860000133514404},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"quality of service","score":0.8980000019073486},{"id":"https://openalex.org/keywords/pcie","display_name":"PCI Express","score":0.5139999985694885},{"id":"https://openalex.org/keywords/i-o-latency","display_name":"I/O latency","score":0.6110000014305115},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"resistive random access memory","score":0.5910000205039978},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"phase-change memory","score":0.8130000233650208}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.777101993560791},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.545539915561676},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.49711349606513977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49339380860328674},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.43030235171318054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39755234122276306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36649808287620544},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36516261100769043},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/imw.2017.7939091","doi":"https://doi.org/10.1109/imw.2017.7939091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/imw.2017.7939091","pdf_url":null,"source":{"id":"https://openalex.org/S7407087540","display_name":"IEEE International Memory Workshop (IMW)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Memory Workshop (IMW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W31171581","https://openalex.org/W175046419","https://openalex.org/W2033811947","https://openalex.org/W2048816704","https://openalex.org/W2051220390","https://openalex.org/W2112753327","https://openalex.org/W2526202524"],"related_works":["https://openalex.org/W1968241727","https://openalex.org/W2899741796","https://openalex.org/W2539311275","https://openalex.org/W2525150816","https://openalex.org/W2784766233","https://openalex.org/W2072047683","https://openalex.org/W2805895021","https://openalex.org/W2800059576","https://openalex.org/W2884574523","https://openalex.org/W3015201175"],"abstract_inverted_index":{"Next":[0],"generation":[1],"non-volatile":[2],"memories,":[3],"like":[4],"Resistive":[5],"RAM":[6,11],"[1],":[7],"Spin-Transfer":[8],"Torque":[9],"Magnetic":[10],"[2]":[12],"and":[13,32,61,141,178,209,224,255],"Phase":[14],"Change":[15],"Memory":[16],"[3][4],":[17],"are":[18,135,147],"byte-addressable":[19],"with":[20,236],"very":[21],"low":[22,226],"latency,":[23,158],"bridging":[24],"the":[25,59,69,124,149,155,161,169,184,204],"large":[26],"performance":[27,162],"gap":[28],"between":[29],"DRAM":[30],"memory":[31,57,81],"NAND":[33,112],"flash":[34],"storage.":[35,73],"For":[36],"this":[37,196],"reason":[38],"we":[39,198],"think":[40],"of":[41,68,117,120,163,186,189,215,248],"them":[42],"as":[43,55,79,102],"Storage":[44],"Class":[45],"Memories":[46],"(SCMs),":[47],"meaning":[48],"their":[49,98],"main":[50,56,80],"use":[51],"could":[52,64],"ideally":[53],"be":[54],"but":[58],"non-volatility":[60],"high":[62],"density":[63],"also":[65],"fill":[66],"some":[67],"needs":[70],"for":[71,246],"durable":[72],"The":[74],"path":[75],"to":[76,86,111,129,153],"using":[77],"SCMs":[78,164],"will":[82],"necessitate":[83],"significant":[84],"changes":[85],"prevailing":[87],"CPU":[88],"architectures,":[89],"so":[90,136],"at":[91,251,260],"first":[92],"our":[93],"focus":[94],"was":[95],"on":[96,193,269],"enabling":[97],"early":[99],"market":[100],"adoption":[101],"ultrafast":[103],"storage":[104,131],"in":[105,148,165,231],"commodity":[106,166],"systems.":[107,167],"In":[108,195],"stark":[109],"contrast":[110],"flash,":[113],"whose":[114],"read":[115],"latency":[116,128,170,227,234,245],"a":[118,121,130,220,225],"tenth":[119],"millisecond":[122],"dominates":[123],"total":[125,156],"system":[126,235],"response":[127,157],"request,":[132],"SCM-based":[133,266],"devices":[134],"fast":[137],"that":[138,202],"attach":[139],"interface":[140],"host":[142,174,207,218],"device":[143,222,228,268],"driver":[144,223],"latencies,":[145],"which":[146],"microsecond":[150],"domain,":[151],"start":[152],"dominate":[154],"hindering":[159],"greatly":[160],"Moreover,":[168],"jitter":[171],"introduced":[172],"by":[173,179],"hardware":[175],"andQoS":[176],"software":[177,208],"controller":[180,229],"firmware":[181],"further":[182],"affects":[183],"Quality":[185],"Service":[187],"(QoS)":[188],"solid-state":[190],"drives":[191],"based":[192],"SCMs.":[194],"paper":[197],"discuss":[199],"various":[200],"factors":[201],"degrade":[203],"QoS,":[205],"including":[206],"machine":[210],"configurations.":[211],"A":[212],"particular":[213],"fine-tuning":[214],"an":[216,232,265],"x86":[217],"machine,":[219],"well-designed":[221],"result":[230],"ultra-low":[233],"excellent":[237],"QoS.":[238],"We":[239],"measure":[240],"less":[241,256],"than":[242,257],"4":[243],"\u03bcs":[244,259],"99.999%":[247],"I/O":[249],"requests":[250],"queue":[252,261],"depth":[253,262],"one,":[254],"7":[258],"32,":[263],"from":[264],"block":[267],"PCI":[270],"Express":[271],"interface.":[272]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-10-17T09:40:24.721904","created_date":"2017-06-15T00:00:00"}