{"id":"https://openalex.org/W2615428366","doi":"https://doi.org/10.1109/92.335011","title":"Precomputation-based sequential logic optimization for low power","display_name":"Precomputation-based sequential logic optimization for low power","publication_year":1994,"publication_date":"1994-12-01","ids":{"openalex":"https://openalex.org/W2615428366","doi":"https://doi.org/10.1109/92.335011","mag":"2615428366"},"language":"en","primary_location":{"id":"doi:10.1109/92.335011","doi":"https://doi.org/10.1109/92.335011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.335011","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061048223","display_name":"M. Alidina","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Alidina","raw_affiliation_strings":["AT&T Bell Labaratories, Allentown, PA, USA","Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT&T Bell Labaratories, Allentown, PA, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039448613","display_name":"Jose Carlos Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268","observed_orcids":["https://orcid.org/0000-0003-0603-2268"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Monteiro","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714","observed_orcids":["https://orcid.org/0000-0001-8253-7714"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Devadas","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007909629","display_name":"Abhijit Ghosh","orcid":"https://orcid.org/0000-0001-5336-3049","observed_orcids":["https://orcid.org/0000-0001-5336-3049"]},"institutions":[{"id":"https://openalex.org/I4210159266","display_name":"Mitsubishi Electric (United States)","ror":"https://ror.org/053jnhe44","country_code":"US","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4210133125","https://openalex.org/I4210159266"]},{"id":"https://openalex.org/I4405253225","display_name":"Mitsubishi Electric Research Laboratories (United States)","ror":"https://ror.org/00e2e3n51","country_code":"US","type":"company","lineage":["https://openalex.org/I1306287861","https://openalex.org/I4405253225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ghosh","raw_affiliation_strings":["Mitsubishi Electric Research Laboratories, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mitsubishi Electric Research Laboratories, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210159266","https://openalex.org/I4405253225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113772974","display_name":"Marios C. Papaefthymiou","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Papaefthymiou","raw_affiliation_strings":["Department of Electrical Engineering, Yale University, New Heaven, CT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yale University, New Heaven, CT, USA","institution_ids":["https://openalex.org/I32971472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":21.091,"has_fulltext":false,"cited_by_count":298,"citation_normalized_percentile":{"value":0.99807407,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"2","issue":"4","first_page":"426","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.004800000227987766,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8040000200271606},{"id":"https://openalex.org/keywords/precomputation","display_name":"precomputation","score":0.8539999723434448},{"id":"https://openalex.org/keywords/switching-activity-reduction","display_name":"switching activity reduction","score":0.9350000023841858},{"id":"https://openalex.org/keywords/power-dissipation-reduction","display_name":"power dissipation reduction","score":0.8100000023841858}],"concepts":[{"id":"https://openalex.org/C159379195","wikidata":"https://www.wikidata.org/wiki/Q7239568","display_name":"Precomputation","level":3,"score":0.9928805232048035},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7175417542457581},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6356971859931946},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.597275972366333},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5852335691452026},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5294812917709351},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4793699085712433},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46852439641952515},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4289245009422302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34134745597839355},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1109/92.335011","doi":"https://doi.org/10.1109/92.335011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.335011","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-2","norway-1","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.7382","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.7382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.caa.lcs.mit.edu/~devadas/pubs/precomp.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.138.2771","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.2771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csail.mit.edu/~devadas/pubs/precomp.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.52.112","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.52.112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~marios/papers/tvlsi94.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.54.4190","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.54.4190","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.yale.edu/WWW/pub/marios/precompute-iccad94.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.56.27","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.56.27","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://rle-vlsi.mit.edu/people/jcm/publications/precomp.ICCAD94.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.57.4308","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.57.4308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.yale.edu/WWW/pub/marios/precompute-vlsi94.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309369","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44"},{"id":"https://openalex.org/F4320309398","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055"},{"id":"https://openalex.org/F4320315072","display_name":"Mitsubishi Electric Research Laboratories","ror":"https://ror.org/00e2e3n51"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1555253106","https://openalex.org/W1633471522","https://openalex.org/W2020640915","https://openalex.org/W2036887642","https://openalex.org/W2067321158","https://openalex.org/W2080267935","https://openalex.org/W2110615063","https://openalex.org/W2133762912","https://openalex.org/W2149936738","https://openalex.org/W2150548722","https://openalex.org/W2623224373","https://openalex.org/W3141297747","https://openalex.org/W3143654744","https://openalex.org/W4248668797"],"related_works":["https://openalex.org/W7096955311","https://openalex.org/W7098445194","https://openalex.org/W2036303187","https://openalex.org/W2155247037","https://openalex.org/W2543067032","https://openalex.org/W2159397507","https://openalex.org/W4239350961","https://openalex.org/W2157640210","https://openalex.org/W2494469974","https://openalex.org/W4237333073"],"abstract_inverted_index":{"We":[0,12,55,158],"address":[1],"the":[2,26,31,42,51,70,73,78,88,94,103,117,121,132],"problem":[3],"of":[4,30,72,84,116,145],"optimizing":[5],"logic-level":[6,137],"sequential":[7,16,138,164],"circuits":[8],"for":[9,81],"low":[10],"power.":[11],"present":[13,56,141,159],"a":[14,82,136],"powerful":[15],"logic":[17,28,96,119,148],"optimization":[18,67],"method":[19,144],"that":[20],"is":[21,69],"based":[22],"on":[23,162],"selectively":[24],"precomputing":[25],"output":[27,79,89],"values":[29,44,80,90],"circuit":[32,97,183],"one":[33],"clock":[34,53,105],"cycle":[35,106],"before":[36],"they":[37],"are":[38,177],"required,":[39],"and":[40,107,127,174,185],"using":[41],"precomputed":[43],"to":[45,131,151,167],"reduce":[46],"internal":[47],"switching":[48,112,172],"activity":[49,173],"in":[50,102,155,170,182],"succeeding":[52],"cycle.":[54],"two":[57],"different":[58],"precomputation":[59,74,118,147],"architectures":[60],"which":[61,76],"exploit":[62],"this":[63],"observation.":[64],"The":[65,114],"primary":[66],"step":[68],"synthesis":[71],"logic,":[75],"computes":[77],"subset":[83],"input":[85],"conditions.":[86],"If":[87],"can":[91,98],"be":[92,99],"precomputed,":[93],"original":[95,133],"\"turned":[100],"off\"":[101],"next":[104],"will":[108],"have":[109],"substantially":[110],"reduced":[111],"activity.":[113],"size":[115],"determines":[120],"power":[122,156,175],"dissipation":[123,176],"reduction,":[124],"area":[125,184],"increase":[126,129],"delay":[128],"relative":[130],"circuit.":[134],"Given":[135],"circuit,":[139],"we":[140],"an":[142],"automatic":[143],"synthesizing":[146],"so":[149],"as":[150],"achieve":[152],"maximal":[153],"reductions":[154,169],"dissipation.":[157],"experimental":[160],"results":[161],"various":[163],"circuits.":[165],"Up":[166],"75%":[168],"average":[171],"possible":[178],"with":[179],"marginal":[180],"increases":[181],"delay.>":[186]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":6}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2017-05-26T00:00:00"}